industry news
Subscribe Now

XJTAG Delivers Fast ISP Flash Configuration for ARM-Based FPGA SoCs

Key Points:

  • XJFlash now supports In-System Programming of Xilinx Zynq, Altera Cyclone V SoC and other Dual ARM Cortex-A9 based FPGA SoCs
  • Experience up to 20 times faster Flash programming cycles through a single JTAG port
  • Delivers programming times better than or comparable to Ethernet/SD Card based solutions without the need for any additional hardware
  • Significantly increases throughput at the production stage
  • Can be fully integrated with 3rd Party Test Executives

Cambridge, England, 4 October, 2016 – XJTAG®, a world leading supplier of boundary scan technology, announces extended capability to its high-speed In-System Programming (ISP) technology, XJFlash. For the first time, this brings the benefits of XJFlash to memory devices connected to the processor sub-system of dual ARM-Cortex-A9 based FPGAs.

Using XJFlash, new and existing customers will experience programming times as much as 20 times faster than existing solutions when configuring memory attached to the processor sub-systems of the industry’s leading FPGA SoCs, such as Xilinx Zynq and Altera Cyclone V SoCs, which feature dual ARM Cortex-A9 processors.

The use of FPGAs with integrated processor sub-systems is increasing. While these sub-systems are fully integrated into the FPGA fabric, they feature their own, dedicated, external non-volatile program memory, connected to the physical pins of the FPGA. Configuring these memories in both development and production environments is normally a slow and often complex process. With XJFlash these memories can now be configured simply and at high speed through the JTAG port of the FPGA, without the need for any additional PCB connections.

With this latest development, XJFlash is now able to access and configure memory devices connected to a wider range of FPGAs. This will significantly decrease the time taken to configure on-board memory during development, production and rework. Support for the ARM Cortex-A9 based SoCs extends to partial reconfiguration and optimised erase, delivering further productivity benefits.  This enables memory devices to be partially erased and reconfigured without having to reprogram the entire device and also minimises the erase time when regions of a device are already blank.

XJFlash forms part of XJTAG’s portfolio of powerful JTAG tools. As well as needing no additional programming hardware, XJFlash is proven to deliver significantly faster configuration cycles than other programming technologies, for all types of non-volatile memory, including SPI, QSPI and parallel NOR Flash.

Offering Maximum Flexibility

XJFlash can be used wherever XJTAG can – as part of a standalone XJTAG test system , or fully integrated into 3rd Party Test Executives (such as LabVIEW) in systems which also use other Automated Test Equipment (ATE).  

Existing licensees will automatically benefit from the expanded capabilities of XJFlash. New customers can contact XJTAG or one of its distribution partners for a demonstration. Initial support for FPGA/Processor platforms includes Xilinx Zynq-7000 SoCs, and Altera Cyclone V SoC devices. Both families feature a dual ARM Cortex-A9 processor sub-system.

To learn more about XJFlash, visit www.xjtag.com/xjflash.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
10,966 views