industry news
Subscribe Now

EtherCAT Conformance Test Tool Version 2.0 released

The Technical Working Group, Conformance within the EtherCAT Technology Group (ETG) has released version 2.0 of the EtherCAT Conformance Test Tool (CTT), which features a significantly extended test set for EtherCAT devices. Manufacturers of EtherCAT slaves especially benefit from the new version, which is distinguished mainly by new functionalities for device configuration and EtherCAT development. Additionally, fully automated testing of EtherCAT devices in Distributed Clocks (DC) mode is now available.

The EtherCAT Conformance Test Tool, or CTT, is the official reference tool for specifying compliant implementation of EtherCAT technology into EtherCAT slaves. The CTT enables the hundreds of EtherCAT device manufacturers to ensure reliable interoperability in the field. The first version of the CTT was created in 2008 and all subsequent updates have proven to be stable in practice. To maintain continuity, version 2.0 retains all functionalities and tests from the first version while adding impressive new features.

With the updates in version 2.0, central extensions become available. Over and above the main job of the tool, which is to conduct device tests and detect possible errors, CCT 2.0 significantly extends functionalities that support and simplify EtherCAT development. This includes the ESI editor which can be used to edit the device description file, SII control to generate the EEPROM content, as well as additional functionalities such as the possibility to upload the object dictionary from the device and save it for the ESI.

In parallel to the extensions of the new version, test coverage has been increased systematically, leading to a much higher number of possible test cases. Furthermore, CTT 2.0 supports the operation of devices in the highly accurate synchronization mode (Distributed Clocks) which can now be tested via a fully automated process. Additionally, one can create any number of configurations in one project for an EtherCAT slave – even automatically. This enables the developer to test the devices comfortably and quickly in all available configurations. The test results themselves can be exported for documentation into Microsoft Excel or .csv format.

The test logic, and thus the tests themselves, are defined and released by a special working group within the EtherCAT Technology Group, the Technical Working Group, Conformance. The test software of the CTT, which conducts the logic defined in the tests and evaluates the behavior of the EtherCAT devices with the given logic, is developed and maintained by Beckhoff Automation. This ensures continuous development of the tool which also includes new functionalities in the built-in configurator, as well as support of all Windows operation systems, including the new 64-bit architecture. 

Version 2.0 of the Conformance Test Tool is now available to all members of the EtherCAT Technology Group.

About EtherCAT Technology Group (ETG):

The EtherCAT Technology Group (ETG) is an association in which key user companies from various industries and leading automation suppliers join forces to support, promote and advance the EtherCAT technology. With over 3,800 members from 62 countries, the EtherCAT Technology Group has become the largest fieldbus organization in the world. Founded in November 2003, it is also the fastest growing association of its kind.

About EtherCAT®:

EtherCAT is the fastest Industrial Ethernet technology and stands for high-performance, low-cost, ease of use and a flexible topology. It was introduced in 2003 and became an international standard and a SEMI standard in 2007. The EtherCAT Technology Group promotes EtherCAT and is responsible for its continued development. EtherCAT is also an open technology: anyone is allowed to implement or use it.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
18,649 views