industry news
Subscribe Now

ARM Extends Solutions for Custom SoC development in Embedded and IoT Markets

Cambridge, UK, June 6, 2016 – ARM has expanded its ARM® DesignStart™ initiative to offer simplified and expedited access to EDA tooling and design environments from Cadence and Mentor Graphics. The new partnership, announced at DAC 2016, builds on the benefits of free access to ARM Cortex®-M0 processor IP offered through the DesignStart portal. The new ARM Approved Design Partner program also provides DesignStart users with a global list of audited design houses for expert support during development. 

EDA partnerships strengthen DesignStart

Today, the DesignStart portal offers SoC designers free access to ARM Cortex-M0 processor IP for design, simulation and prototyping with the option to buy a simplified and standardized $40,000 fast track license. The addition of Cadence and Mentor Graphics tools for DesignStart users accelerates the development of custom SoCs for embedded and Internet of Things (IoT) applications. With test chips from as little as $16,000* to manufacture (not inclusive of EDA tooling and IP licensing costs), the path to custom SoCs is now much easier.

“ARM’s DesignStart portal, with its convenient access to the Cortex-M0 package and its low-cost path to commercialization, is already making it easier for start-ups and OEMs to create embedded and mixed-signal SoCs,” said Nandan Nayampally, vice president of marketing and strategy, CPU group, ARM. “Simplifying access to EDA tools from Cadence and Mentor Graphics will further spur rapid innovation, creating a fast path to production silicon for companies looking to deliver an embedded or connected IoT product.”

The DesignStart portal, which also gives access to a broad range of ARM Artisan® physical IP, is available for immediate use at http://designstart.arm.com.

Fully audited design houses join ARM Approved Design Partner program

The ARM Approved Design Partner program creates a network of leading design houses that will assist partners designing an SoC for the first time and help in-house teams needing additional support. To be part of the ARM Approved Design Partner program, design houses have to go through a stringent ARM auditing process to ensure they meet the highest quality standards. 

Partner quotes: ARM Approved Design Partner program

“The semiconductor industry has high expectations for future growth in the IoT space, with DesignStart ARM has taken a significant step towards enabling this growth and lowering entry barriers,” said Graham Curren, CEO, Sondrel. “Sondrel is excited to be part of the ARM Approved Design Partner program and to offer its considerable IC design expertise in supporting ARM’s existing and future customers.”

“We are very excited to be an inaugural member of the ARM Approved Design Partner program”, said Jim Bruister, president, SoC Solutions. “We look forward to helping ARM licensees develop IoT, M2M and low power chips and systems that will fuel the next generation of exciting products.”

“The ARM DesignStart program plays a key role in Open-Silicon’s Spec2Chip IoT ASIC Platform for development of highly-differentiated custom SoC designs,” said Vasan Karighattam, vice president of engineering, Open-Silicon. “As an ARM Approved Design Partner, Open-Silicon’s customers achieve a shorter time to market with reduced risk and lower cost.”

“eInfochips is excited to be one of the founding members of the ARM Approved Design Partner program, providing deep expertise in ARM-based technology to enable our clients to design innovative new SoCs and embedded solutions,” said Sribash Dey, executive vice president, eInfochips, Inc.

Leave a Reply

featured blogs
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
39,985 views