industry news
Subscribe Now

Cadence Expands Collaboration with ARM to Accelerate Custom SoC and IoT System Designs with Industry’s First End-to-End Hosted Design Solution

SAN JOSE, Calif., June 6, 2016— Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the industry’s first complete hosted end-to-end solution to enable designers to accelerate their custom SoC and Internet of Things (IoT) design process using ARM Cortex®-M processors. This offering accelerates mixed-signal SoC design for IoT, incorporating the ARM IoT Subsystem for Cortex-M processors and Cadence’s interface IP and unified mixed-signal implementation solution, now optimized specifically for Cortex-M cores.

To further lower barriers to innovation, Cadence has also joined the ARM DesignStart™ program to provide tools and IP for designs incorporating the Cortex-M0 http://www.arm.com/products/processors/cortex-m/cortex-m0.php processor.

The ARM IoT Subsystem and DesignStart packages provide the most comprehensive solution a designer may need – including tools and IP – to accelerate time-to-silicon for their IoT applications.  The combined mixed-signal IoT flow for both the IoT subsystem package and DesignStart are available on the Cadence Hosted Design Solution (HDS), a software-as-a-service (SaaS) model which offers quick access to EDA tools, support and methodologies. With this secure solution, users can log in anywhere, anytime and gain access to tools without needing installation or the supporting hardware for it.

Optimizing IoT system design requires a deep understanding of tool flows, methodology, IP, packaging and software. ARM has developed a test chip to showcase this complete IoT implementation using a complete Cadence tool flow, the ARM IoT Subsystem and Cadence IP. The test chip includes processor IP, Artisan® physical IP, wireless connectivity solutions, interface IP, software, design tools (both front- and back-end), optimized design methodology and scripts.

“ARM is seeing a growing demand for custom SoCs as our partners continue to focus on improving costs, power and functionality,” said Vincent Korstanje, vice president of marketing, systems & software group, ARM. “The collaboration with Cadence makes designing IoT platforms and custom SoCs even easier, further accelerating time to market.”

“As the leader in system design enablement, we are collaborating with ARM to provide a complete solution of optimized IP, tool flows and subsystems to enable customers to deliver emerging Internet of Things applications,” said Dr. Chi-Ping Hsu, senior vice president and chief strategy officer, Cadence. “Through our continued collaboration with ARM on both ARM DesignStart and the ARM IoT Subsystem for Cortex-M, we’ve optimized our EDA tools and methodology to complement ARM IP to bring designers from concept to silicon much faster.”

Cadence’s mixed-signal solution is production proven and has addressed the needs of the mixed signal design community for over 20 years, delivering thousands of successful tapeouts. The seamless integration of the Virtuoso® custom design platform with the Innovus™ Implementation System, and the Spectre® custom verification platform with the Incisive® Enterprise Simulator provides the basis for ARM-based IoT design and verification. For more information, visit: http://www.cadence.com/solutions/ms/Pages/Default.aspx.

About Cadence

Cadence Design Systems (NASDAQ: CDNS) plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
31,014 views