industry news
Subscribe Now

Cadence Delivers Rapid Adoption Kits Based on a 10nm Reference Flow for New ARM Cortex-A73 CPU and ARM Mali-G71 GPU

Highlights:

•       Cadence RAKs are based on the latest innovative digital implementation and signoff technologies optimized to work with the performance-leading ARM® Artisan® physical IP and ARM POP™ IP for ARM Cortex®-A73 and ARM Mali™-G71, enabling designers to meet challenging PPA goals
•       ARM used Cadence digital and signoff tools to design the ARM Cortex-A73 CPU and the ARM Mali-G71 GPU, resulting in a reference flow from which the RAKs are derived
•       Collaboration enables designers to achieve overall PPA goals and accelerated time to market with Cadence digital, signoff, and system and verification tools optimized for Cortex-A73 based designs

SAN JOSE, Calif., May 29, 2016—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of a Rapid Adoption Kit (RAK) based on the ARM internal flow used for the design of the ARM Cortex-A73 Central Processing Unit (CPU) and the ARM Mali-G71 Graphics Processing Unit (GPU) that is geared toward enhancing virtual reality (VR) and augmented reality (AR) experiences on 2017 flagship mobile devices. During this process, Cadence® and ARM also collaborated to develop a 10nm methodology using Cadence digital implementation and signoff tools. In addition, Cadence is working very closely with ARM to provide software technology and process design kit (PDK) updates to the RAKs to deliver faster design closure and optimal PPA results, providing engineers with a continually updated foundation for designing the highest performing and most energy-efficient mobile devices.

Also available with the RAK are Cadence offerings that increase productivity for system, subsystem and IP verification, performance optimization and software enablement. The RAK can utilize performance-leading ARM Artisan physical IP and ARM POP IP for Cortex-A73 and Mali-G71, enabling designers to meet aggressive processor power, performance and area (PPA) goals. To learn more about the Cadence tools utilized by the RAK, please visit www.cadence.com/news/armrak.

In support of this new processor, Cadence collaborated with ARM to:

•       Optimize PPA implementation by defining a full-flow reference methodology incorporating Cadence digital and signoff solutions, including Genus™ Synthesis Solution, Innovus™ Implementation System, Quantus™ QRC Extraction Solution, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution and multiple Conformal® products
•       Develop a 10nm methodology containing Cortex-A73 and Mali-G71 using the Cadence digital implementation and signoff flow
•       Architect SoC power and performance using the Cadence Palladium® Z1 enterprise emulation platform; augment performance with the Cadence Interconnect Workbench for ARM CoreLink™ CCI-500 and CCI-400 based systems running stress testing on Cadence simulation, Palladium Z1 emulation and Verification IP
•       Enable earlier SoC software development by integrating the Cortex-A73 Fast Models with the Palladium Z1 enterprise emulation platform; in a previous integration, ARM accelerated OS boot-up by up to 50X and software execution by up to 10X

“The ARM Cortex-A73 and Mali-G71 deliver significant upgrades in performance and efficiency, allowing device makers to introduce enhanced contextual and visual experiences within the constraints of mobile power budgets,” said James McNiven, general manager CPU and media processing groups, ARM. “Through our continued collaboration with Cadence, we are helping ARM partners enhance their development environments to quickly differentiate themselves with an unprecedented VR and AR experience for 2017 flagship mobile devices.”

“We collaborated closely with ARM to co-optimize our advanced digital implementation and signoff solutions and our system design and verification tools with ARM Cortex-A73 and ARM Mali-G71, and mobile customers can start creating designs today,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “We’ve thoroughly tested the RAK so that designers can adopt these new technologies with confidence, speeding time to market.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
41,404 views