industry news
Subscribe Now

4DSP’s New FMC120 Advances Embedded MIMO Technology in the FMC form factor

May 26, 2016  — AUSTIN, TX, USA – 4DSP announced the release of a new FPGA Mezzanine Card (FMC – VITA 57.1) for applications that require high sampling rates, density, and dynamic range analog I/O in their Digital Signal Processing systems. The all new FMC120 provides four simultaneous 16-bit A/D channels up to 1Gsps and four simultaneous 16-bit D/A channels up to 1.25Gsps. The FMC120 design is based on Texas Instruments’ ADS54J60 Analog-to-Digital converter and Texas Instruments’ DAC39J84 Digital-to-Analog converter. The FMC120 is designed to be used in convection and conduction cooled environments. When paired with the latest FPGA carrier cards such as the 4DSP PC821 with Xilinx Ultrascale technology, customers can innovate high performance algorithms on an industry standard platform to solve demanding applications in the lab and deployed to the field.

“At 4DSP our innovative engineering team and close relationship with leading technology suppliers has been a powerful combination to expand what is possible in the FMC form factor,” noted Haydn Nelson, Director of Applications Engineering at 4DSP in Austin. “Releasing advanced I/O like the FMC120 is only one piece of the puzzle. When paired with 4DSP FPGA carrier cards and integrated into solutions like the 4DSP VPX167 aircraft pod mounted system, customers have been able to develop and deploy high performance, high reliability, and ruggedized systems much faster than in-house custom designed solutions.”, he added.

The high performance of the FMC120 coupled with FPGA cards in the PCIe, 3U and 6U VPX form factors, software, and reference designs give engineers the tools needed to quickly take advantage of FPGA technology and solve a variety of advanced applications from Software Defined Radio to advanced aerospace signal processing. 

More details about this product can be found on the following page: 
FMC120 

Features

  • 4-Channels 16-bit 1.00 Gsps A/D
  • 4-Channels 16-bit 1.25 Gsps D/A
  • VITA 57.1-2010 compliant
  • Single-ended DC-coupled analog signals
  • Breakout cable with SMA connectors available from the front panel
  • Clock source, sampling frequency through SPI communication busses
  • Flexible clock tree enables:
    • Onboard VCO
    • External reference clock
    • External sampling clock
  • Mil-I-46058c Conformal Coating available (optional)
  • HPC – High Pin Count Connector
  • JESD204B signaling

Applications

  • Radar & Sonar
  • Electronic Warfare
  • Beamforming
  • Software defined radio (SDR)
  • 4×4 MIMO
  • Experimental Physics
  • Analog record and playback systems
  • Aerospace and test instrumentation

Board Support Package

  • 4FM GUI offers multiple functions including the ability to monitor voltage and temperature; perform memory tests; measure the PCIe bandwidth; update FPGA firmware; and access StellarIP
  • StellarIP available for this product. It offers a simple way to design FPGA firmware with automated code and bitstream generation.
  • Data analyzer makes it possible to display digitized data real time
  • User Manual
  • Performance Report
  • Support provided on 4DSP’s support forum private boards
  • Reference designs available for multiple FPGA carriers

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
10,452 views