industry news
Subscribe Now

Synopsys’ Custom Compiler Enabled for Samsung Foundry’s 14-nm FinFET Process

MOUNTAIN VIEW, Calif., May 19, 2016 /PRNewswire/ —

Highlights:

  • Custom Compiler support is available for the Samsung Foundry 14LPP and 14LPC processes
  • Custom Compiler design kit supports the groundbreaking visually-assisted automation flow
  • Along with Custom Compiler, Samsung 14-nm support is available for the full suite of Galaxy™ Platform tools

Synopsys, Inc. (Nasdaq: SNPS) today announced that the company’s Custom Compiler™ tool has been enabled by Samsung for 14-nanometer (nm) LPP and LPC FinFET production. The process delivers high performance for compute-intensive designs and lower power consumption for mobile applications. Custom Compiler is a pioneering custom design solution from Synopsys that was announced on March 30th of this year (see http://www.synopsys.com/Company/PressRoom/Pages/custom-compiler-news-release.aspx ). Custom Compiler support is provided through a jointly developed interoperable process design kit (iPDK)-format design kit. Unified with Synopsys’ circuit simulation, physical verification and digital implementation tools, Custom Compiler provides Samsung 14nm LPP and LPC process users with a comprehensive custom design solution.

“Samsung support for Custom Compiler is very important to our mutual customers,” said Bijan Kiani, vice president of product marketing at Synopsys. “Through close collaboration, the two companies were able to deliver a design kit and set of tool features that enable Custom Compiler’s visually-assisted automation flow for Samsung Foundry customers.”

About Custom Compiler

Custom Compiler shortens the time it takes to complete custom design tasks from days to hours—especially for FinFET process nodes. Its visually-assisted automation leverages the graphical use model familiar to layout designers while eliminating the need to write complicated code and constraints. With Custom Compiler, routine and repetitive tasks are dealt with automatically without extra setup. Custom Compiler’s visually-assisted automation provides four types of assistants: Layout, In-Design, Template and Co-Design. Layout Assistants speed layout with user-guided automation of device placement and routing. In-Design Assistants reduce design iterations by catching physical and electrical errors before signoff verification. Template Assistants help designers reuse existing know-how by making it easy to apply previous layout decisions to new designs. Co-Design Assistants combine the IC Compiler™ place-and-route tool and Custom Compiler into a unified solution for custom and digital implementation. Custom Compiler is based on the industry standard OpenAccess database. It provides an open environment spanning schematics, simulation analysis and layout. Unified with Synopsys’ circuit simulation, physical verification and digital implementation tools, Custom Compiler provides a comprehensive custom design solution. For more information about Custom Compiler, visitwww.customcompiler.info.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
3,699 views