industry news
Subscribe Now

Algo-Logic Systems Introduces Low Latency PCIe/DMA FPGA Solution for the Accelerated Finance and the Datacenter Industries

Santa Clara, California, April 18, 2016 – Algo-Logic Systems, a recognized leader in providing hardware-accelerated, deterministic, real-time, ultra-low-latency solutions, announces the release of their latest PCI express (PCIe) with Direct Memory Access (DMA) Gen 3×8 solution for the Accelerated Finance and the Datacenter industries.  Algo-Logic’s low latency PCIe/DMA solution rapidly transfers data between Field Programmable Gate Array (FPGA) logic, processors, and memory.  

In many High Frequency Trading (HFT) systems, rapid data transfers are needed between FPGA logic and the Order Management System (OMS) software.  For these frequent and short transactions, Algo-Logic’s PCIe/DMA solutions are optimal for minimizing latency.  Similarly, in datacenter applications, PCIe solutions typically interface processors with network and storage devices.  Algo-Logic’s PCIe solutions and Ethernet IP cores can be used in low latency in-memory database applications such as the Key-Value Search (KVS).

The Register Interface supports a low latency host to FPGA communication through memory-mapped I/O (MMIO) with write combining. The DMA Engine is specifically designed for kernel-bypass Linux applications that require high throughput and low latency. The DMA Engine functions include: 

  1. Data transfer to implement zero-copy ring buffers memory mapped to user-space
  2. FPGA that advertises data arrival to the descriptor ring buffer
  3. Software API that polls from the descriptor ring buffer to detect data arrival, size, and location in the ring buffer

Algo-Logic’s PCIe/DMA solutions are plug-and-play. The hardware interfaces and software APIs are easy to use for software developers building low latency network streaming applications.  Some of the applications and use-cases include: 

  • Rapid data transfer to meet low latency HFT and datacenter gateware application requirements
  • Low latency host OMS to FPGA data transfers to enable user-space controlled High Frequency Trading
  • Four high bandwidth 256-bit wide Rx/Tx datapaths user interface selectable clock frequency of up to 250 MHz
  • Low latency kernel bypass network interface and FPGA Endpoints for ultra-low-latency system requirements
  • Heterogeneous coherent computing with FPGA logic, processors, network storage devices, system memory, and host software application

Algo-Logic’s PCIe/DMA solutions’ key features include:

  • Easy to use C/C++ API with four independent Tx/Rx interfaces
  • Parallel tasking support for multiple threads
  • Standard Avalon streaming interface for seamless integration with network logic
  • DMA Engine to provide fastest transfer of  data from FPGA logic to software
  • Polling and Ring Buffer DMA architecture

Algo-Logic’s PCIe/DMA solutions can be seamlessly integrated with other components of Algo-Logic’s Gateware Defined Networking® (GDN) products such as the Tick-to-Trade System, Key Value Search (KVS) in-memory database, as well as with client applications that perform N-Tuple packet classification and Network Function Virtualization (NFV).

About Algo-Logic Systems:

Algo-Logic Systems Inc., is a recognized leader that provides Gateware Defined Networking® products and solutions running on Field Programmable Gate Array (FPGA) devices complemented with open Application Programming Interfaces (APIs). Algo-Logic Systems products and solutions are used to lower latency in financial trading systems, increase packet throughput in datacenters and clouds, and lower energy consumption for data processing in embedded systems.

Price and availability:   call (408) 707-3747
Available now.  For pricing and product info contact: info@algo-logic.com
For additional information please visit the company website at: www.algo-logic.com

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
10,715 views