industry news
Subscribe Now

Imec Enhances its Silicon Photonics Platform to Support 50Gb/s Non-Return-to-Zero Optical Lane Rates

LEUVEN (Belgium) – March 21, 2016—World-leading nanoelectronics research center imec presents at OFC 2016, the international event for both the science and business of optical communications held March 20-24, performance improvements of various key building blocks of its wafer-scale integrated silicon photonics platform (iSiPP).The new results expand imec’s iSiPP device portfolio to support 50Gb/s non-return-to-zero (NRZ) lane rates, and are an important  milestone for the realization of high data rate silicon integrated optical interconnects  targeting high density, high bandwidth, low power telecom  and datacom transceivers, as well as for low cost large volume applications  such as sensors or LiDAR.

Through process and design optimizations, imec has improved  the operating speed of the silicon based traveling-wave mach-zehnder modulators and ring modulators to reach 50Gb/s NRZ lane rates. In addition, a C-band GeSi electro-absorption modulator was developed with electro-optical bandwidth beyond 50GHz, enabling NRZ modulation at 56Gb/s and beyond.    All modulator types can be driven with competitive  drive voltages of 2Vpp or below, enabling compatibility  with power efficient CMOS driver circuits.

The responsivity of the high-speed Ge photodetectors has been improved  to 1A/W, enabling highly sensitive 50Gb/s NRZ receivers both in the C-band and the O-band. Also, edge coupling structures were developed for broadband optical coupling to high- NA and lensed fiber with less than 3dB insertion  loss in the C-band. Moreover, designers can exploit  the superior patterning fidelity provided by 193-nm lithography, enabling robust active and passive waveguide devices.

The 50Gb/s components are included in imec’s 200mm silicon photonics multi-project wafer (MPW) offer, and are supported by a Process Design Kit (PDK).The MPW service is available via Europractice IC service  and MOSIS, a provider of low-cost prototyping  and small volume production  services for custom ICs. Imec’s  active iSiPP50G run is now open for registration (deadline  June 28th 2016) with first wafers out in January 9th 2017.

Imec also provides technology customization options with dedicated wafer fabrication services supported by a PDK.This  service enables the use of full-size reticles, delivery of full wafers, and access to specialty modules enabling high efficiency integrated heaters, MOSCAP devices and flip-chip assembly amongst others.

The PDK’s have been validated with silicon data, based on a minimum of two process runs for most of the components, and describe the process and device performance statistics.They are supported in various EDA environments and include DRC, supporting first-time right designs.

About imec

Imec performs world-leading research in nanoelectronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry- relevant technology solutions. In a unique  high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, USA, China, India and Japan. Its staff of about 2,200 people includes almost 700 industrial residents and guest
researchers. In 2014, imec’s revenue (P&L) totaled 363 million euro. Further information on imec can be found at www.imec.be.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
28,241 views