industry news
Subscribe Now

Imec Enhances its Silicon Photonics Platform to Support 50Gb/s Non-Return-to-Zero Optical Lane Rates

LEUVEN (Belgium) – March 21, 2016—World-leading nanoelectronics research center imec presents at OFC 2016, the international event for both the science and business of optical communications held March 20-24, performance improvements of various key building blocks of its wafer-scale integrated silicon photonics platform (iSiPP).The new results expand imec’s iSiPP device portfolio to support 50Gb/s non-return-to-zero (NRZ) lane rates, and are an important  milestone for the realization of high data rate silicon integrated optical interconnects  targeting high density, high bandwidth, low power telecom  and datacom transceivers, as well as for low cost large volume applications  such as sensors or LiDAR.

Through process and design optimizations, imec has improved  the operating speed of the silicon based traveling-wave mach-zehnder modulators and ring modulators to reach 50Gb/s NRZ lane rates. In addition, a C-band GeSi electro-absorption modulator was developed with electro-optical bandwidth beyond 50GHz, enabling NRZ modulation at 56Gb/s and beyond.    All modulator types can be driven with competitive  drive voltages of 2Vpp or below, enabling compatibility  with power efficient CMOS driver circuits.

The responsivity of the high-speed Ge photodetectors has been improved  to 1A/W, enabling highly sensitive 50Gb/s NRZ receivers both in the C-band and the O-band. Also, edge coupling structures were developed for broadband optical coupling to high- NA and lensed fiber with less than 3dB insertion  loss in the C-band. Moreover, designers can exploit  the superior patterning fidelity provided by 193-nm lithography, enabling robust active and passive waveguide devices.

The 50Gb/s components are included in imec’s 200mm silicon photonics multi-project wafer (MPW) offer, and are supported by a Process Design Kit (PDK).The MPW service is available via Europractice IC service  and MOSIS, a provider of low-cost prototyping  and small volume production  services for custom ICs. Imec’s  active iSiPP50G run is now open for registration (deadline  June 28th 2016) with first wafers out in January 9th 2017.

Imec also provides technology customization options with dedicated wafer fabrication services supported by a PDK.This  service enables the use of full-size reticles, delivery of full wafers, and access to specialty modules enabling high efficiency integrated heaters, MOSCAP devices and flip-chip assembly amongst others.

The PDK’s have been validated with silicon data, based on a minimum of two process runs for most of the components, and describe the process and device performance statistics.They are supported in various EDA environments and include DRC, supporting first-time right designs.

About imec

Imec performs world-leading research in nanoelectronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry- relevant technology solutions. In a unique  high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, USA, China, India and Japan. Its staff of about 2,200 people includes almost 700 industrial residents and guest
researchers. In 2014, imec’s revenue (P&L) totaled 363 million euro. Further information on imec can be found at www.imec.be.

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
16,365 views