industry news
Subscribe Now

Altera SoC FPGA technology demonstrations showcase the future of embedded designs

Embedded World, 23 – 25 February 2016 – Hall 5, Stand 280

San Jose, Calif., —Friday 12 February, 2016— Altera, now a part of Intel Corporation, today announced its participation at Embedded World 2016 during which the company will showcase a range of Altera and partner technology demonstrations at their stand in Hall 5.  These will include a wide range of applications including industrial automation for smart factory “Industry 4.0”, SIL3 functional safety, Qt5.x/OpenGL compliant graphics cores, real-time optical character recognition, video/vision processing and analytics. In addition, there will be a demonstration of an ADAS stereo vision video analytics application at the Intel stand in Hall 1, stand 338.

In collaboration with partner Exor International, the smart factory exhibit will focus on enablement for the Industrial Internet of Things (IIoT) and will feature multiple single-chip high-end programmable logic controllers linked via an Industrial Ethernet interfaces and a Time Sensitive Network (802.1 TSNn) using IP from another Altera partner TTTech.

The real-time optical character recognition demo uses a low-cost machine vision camera connected directly to an Altera SoC FPGA device to receive data from a sensor, pipe it directly to memory and format it in such a way that it can be read from a Linux video application running on the SoC’s ARM processor. The Halcon software library is used to recognize hand written characters in the image.

Partner TES Electronic Solutions GmbH will demonstrate their D/AVE NX core solution that provides HMI framework support such as Qt 5.x, WebGL (HTML5) and Android on Altera Cyclone V, Arria 10 and Stratix 10 SoC devices. The set-up will preview D/AVE NX capabilities and a Qt user interface with a native OpenGL ES 2.0 application.

On Wednesday 24th February at 4pm (Workshop session 22), Altera’s partner Yogitech will be presenting a paper titled “Providing Functional Safety and Security for Multicore Systems”. This will introduce the requirements of functional safety standards related to multicore applications, IEC 61508, ISO 26262 and the upcoming ISO 19451 (the outcome of ISO 26262 semiconductor working group). This presentation, and their demonstration on the Altera stand, features Yogitech IP that allows users to design dual core lockstep Nios II processor systems.

More information on Altera’s technology and partner demonstrations at Embedded World together with a link to register for a free visitor pass to the event can be found here.  https://www.altera.com/events/europe/evt-embedded-world.html

About Intel

Intel (NASDAQ: INTC) is a world leader in computing innovation. The company designs and builds the essential technologies that serve as the foundation for the world’s computing devices. As a leader in corporate responsibility and sustainability, Intel also manufactures the world’s first commercially available “conflict-free” microprocessors. Additional information about Intel is available at newsroom.intel.com and blogs.intel.com, and about Intel’s conflict-free efforts at conflictfree.intel.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
3,699 views