industry news
Subscribe Now

DVCon U.S. 2016 Tutorial and Panel Proposals due October 2

Louisville, CO – August 25, 2015 – The 2016 Design and Verification Conference United States (DVCon U.S.), sponsored by Accellera Systems Initiative, is now accepting tutorial and panel proposals for its conference to be held February 29-March 3 at the DoubleTree Hotel in San Jose, California. Deadline for submissions is October 2, 2015.

DVCon U.S. is looking for tutorial topics that are current, have a high-level of interest and offer strong continuing educational content.  Over 300 qualified engineers attended the sponsored tutorials during DVCon U.S. 2015. Authors are asked to submit a short two to five paragraph abstract of the tutorial (1,000 words maximum). Tutorial sponsorships are available at the Gold or Silver levels.  More information about the tutorials and submission guidelines can be found at http://dvcon.org/call-tutorials

DVCon U.S. will host two focused panel sessions.  Topics should be focused within the hardware design and verification, advanced tools, and new methodologies areas and should encourage lively discussion and be engaging and somewhat controversial.   To view the panel submission guidelines, please visit http://dvcon.org/call-panels

The primary focus of DVCon U.S. is on the practical use of specialized design and verification languages such as SystemC, SystemVerilog and e, assertions in SVA or PSL, as well as the use of AMS languages, design automation using IP-XACT and the use of general purpose languages C and C++.  Content is highly technical and information is geared toward solving issues design and verification engineers face in their day-to-day work. 

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an industry consortium dedicated to the development and standardization of design and verification languages. DVCon currently has three conferences around the globe: DVCon U.S.DVCon India and DVCon Europe.  Follow @dvcon on Twitter or to comment, please use #dvcon.  DVCon U.S. can also be followed on Facebook www.facebook.com/dvcon.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Current Sense Shunts
Sponsored by Mouser Electronics and Bourns
In this episode of Chalk Talk, Amelia Dalton and Scott Carson from Bourns talk about the what, where and how of current sense shunts. They explore the benefits that current sense shunts bring to battery management and EV charging systems and investigate how Bourns is encouraging innovation in this arena.
Jan 23, 2024
12,207 views