industry news
Subscribe Now

UltraSoC and Cadence’s Tensilica Division collaborate to deliver universal debug for heterogeneous multicore SoCs

CAMBRIDGE, United Kingdom, and SAN JOSE, CA, 20th July 2015 — UltraSoC and Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that they have collaborated to provide support for the Cadence® Tensilica® Xtensa® family of processors within UltraSoC’s UltraDebug® universal SoC debug solution.

Xtensa technology enables the system architect to create power-efficient, high-performance processors and DSPs customized to the exact needs of their design. This, in turn, allows the creation of SoCs in which key tasks are offloaded from the host processor to multiple heterogeneous Xtensa processors, delivering outstanding overall performance and power consumption figures. To learn more about the Tensilica Xtensa configurable processor – and the wide range of market-leading, ready-to-use audio, vision, and communications DSPs built on the Xtensa optimization platform – visit: www.cadence.com/news/Xtensa.

UltraDebug is designed to speed pre- and post-silicon debugging in exactly these environments, allowing the designer to “bake in” an on-chip debug infrastructure that is tailored to the specific requirements of their system design. It enables holistic debugging of system software running on chips that incorporate multiple, heterogeneous functional units, as well as custom logic designed in-house.

Xtensa processors are the latest CPU family to be supported within UltraDebug, which already includes direct support for other common processor cores.

“UltraSoC has innovative technology when it comes to SoC debug,” said Chris Jones, product marketing group director of the Tensilica division of the IP Group at Cadence.  “Their technology helps designers to create competitive products quickly and we’re looking forward to working together to solve the SoC debug challenge, which we believe is one of the challenges facing the semiconductor industry today.”

Rupert Baines, CEO, UltraSoC, commented, “Xtensa processors are a proven route to efficient, high-performance SoCs. Today’s application processors are not optimized to handle the vast range of tasks required in today’s advanced consumer products – in particular datapath processing. Xtensa technology provides a solution to that problem, offloading tasks from the host processor and creating highly optimized multicore SoCs.  We’re very much in tune with this vision of the SoC, and delighted to be working with an industry-leader like Cadence to make it happen.”

Initial results of the UltraSoC / Cadence collaboration were demonstrated at the 52nd Design Automation Conference (DAC) in June 2015. A short video of the demo, showing simultaneous debugging of multiple processor cores, can be viewed here.  The IP will be available for integration and tapeout in early Q3 2015. For more information, visit: www.ultrasoc.com.

About UltraSoC

UltraSoC is an independent provider of SoC infrastructure that enables rapid development of embedded systems based on advanced SoC devices. The company is headquartered in Cambridge, United Kingdom. For more information visit www.ultrasoc.com 

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

 

Leave a Reply

featured blogs
Mar 28, 2024
'Move fast and break things,' a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social media to autonomous cars, to generative AI, the disruptions have reverberat...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

LEMBAS LTE/GNSS USB Modem from TE Connectivity
In today’s growing IoT design community, there is an increasing need for a smart connectivity system that helps both makers and enterprises get to market quickly. In this episode of Chalk Talk, Amelia Dalton chats with Jin Kim from TE Connectivity about TE’s LEMBAS LTE/GNSS USB Modem and how this plug-and-play solution can help jumpstart your next IoT design. They also explore the software, hardware, and data plan details of this solution and the design-in questions you should keep in mind when considering using the LEMBAS LTE/GNSS USB modem in your design.
Apr 20, 2023
38,766 views