industry news
Subscribe Now

Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution

SAN JOSE, Calif., 03 Jun 2015 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it is collaborating with Imagination Technologies (IMG.L) to enhance RTL designer productivity and enable faster design convergence on Imagination graphics cores and other Imagination intellectual property (IP) using the Cadence® Genus™ Synthesis Solution. On the PowerVR GE7800 GPU, the Genus Synthesis Solution achieved a 5X improvement in turnaround time versus the previous Cadence synthesis solution with no impact on power, performance or area (PPA). 

The Genus Synthesis Solution is able to synthesize a flat full graphics processor overnight, significantly improving design productivity by eliminating manual partitioning effort and avoiding poor timing optimization on cross-partition boundary paths. Synthesis runs are automatically distributed across multiple machines and CPUs, eliminating the need for manual design partitioning. This distributed processing includes intelligent resource management to ensure that no machine becomes a turnaround time bottleneck, thereby allowing turnaround times to scale linearly well beyond 10 million instances without any impact on PPA. For more information on Genus Synthesis Solution, please visit www.cadence.com/news/genus

“At Imagination, we regard the ability to perform rapid synthesis as a key enabler for our customers to better explore the design space and achieve the best PPA within ever-shrinking tapeout schedules,” said Tony King-Smith, executive vice president of marketing at Imagination. “By working closely with Cadence, we can ensure that our mutual customers benefit fully from using the Genus Synthesis Solution on our IP core families. The Genus Synthesis Solution is showing encouraging improvements in turnaround time and PPA in comparative trials with other synthesis tools. Post-synthesis area and timing correlate well through place and route in the Cadence Innovus Implementation System.” 

“Graphics cores push the limits of synthesis tools for capacity and PPA,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. “This collaboration with Imagination Technologies ensures our mutual customers can benefit fully from the dramatic improvement in synthesis throughput offered by the Genus Synthesis Solution.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Current Sense Shunts
Sponsored by Mouser Electronics and Bourns
In this episode of Chalk Talk, Amelia Dalton and Scott Carson from Bourns talk about the what, where and how of current sense shunts. They explore the benefits that current sense shunts bring to battery management and EV charging systems and investigate how Bourns is encouraging innovation in this arena.
Jan 23, 2024
11,845 views