industry news
Subscribe Now

New Release of the SDAccel Development Environment Accelerates Data Center Applications with Expanded Ecosystem of Platforms, Libraries, and Design Services

SAN JOSE, Calif.May 26, 2015 /PRNewswire/ — Xilinx, Inc. (NASDAQ: XLNX) today announced the 2015.1 release of the SDAccel™ development environment for OpenCL™ framework, C, and C++. The SDAccel development environment is a member of the SDx™ family of development environments for systems and software engineers, enabling up to 25X better performance/watt for data center application acceleration leveraging FPGAs. This new release enhances the SDAccel integrated development environment (IDE), extends OpenCL standard compliance, and features an expanded ecosystem of SDAccel development environment-certified Alliance Members providing platforms, libraries, and design services.

SDAccel Development Environment Enhancements

The SDAccel development environment 2015.1 release provides new ease-of-use enhancements to the Eclipse-based SDAccel IDE including new debug and profiling features to accelerate the development and deployment of OpenCL, C, and C++ kernels. In addition, the release expands on SDAccel development environment Khronos standard compliance with support for a new OpenCL Installable Client Driver (ICD). With the ICD extension, multiple implementations of OpenCL can co-exist on the same system, enabling applications developers to select real-time between CPUs, GPUs and FPGAs for run time acceleration and power savings.

“Bitfusion maximizes performance of existing data center applications through a combination of hardware accelerators, unique software abstractions and libraries. While we enable ‘plug and play’ acceleration, we also depend heavily on the underlying vendor hardware and tools to deliver high levels of performance,” said Subbu Rama, CEO of Bitfusion.io, Inc. “As users of the Xilinx® Kintex® UltraScale™ FPGAs and the SDAccel development environment, we have been happy with the evolution of the environment and the great support provided by Xilinx to demonstrate OpenCL FPGA acceleration for applications in bioinformatics, scientific computing, search, computer vision, and media encoding.”

Expanded Ecosystem for Platforms, Libraries, and Design Services Providers

Building on the SDAccel development environment-certified ecosystem announced in November 2014, Xilinx has welcomed new Alliance members offering development boards, market-specific libraries, and design services. New development boards include the Xilinx® Kintex® UltraScale™ KCU105 Evaluation Kit, the Micron Pico Computing SB-850 board with support for Hybrid Memory Cube (HMC), the Alpha DataADM-PCIE-KU3 board and the 4DSP CES820 commercial-off-the-shelf (COTS) compact embedded system.

New and updated Xilinx optimized libraries include OpenCV, BLAS, and machine learning deep neural network (DNN) libraries from Auviz Systems. Additionally, machine learning libraries are also available from new Alliance member, ArrayFire.

“ArrayFire is known for its ‘blazing fast’ software library for GPU computing. Just a few lines of code from the ArrayFire libraries replaces dozens of lines of raw code, saving valuable time and lowering development costs.” said John Melonakos, CEO of ArrayFire. “We have partnered with Xilinx to leverage our domain expertise with the SDAccel development environment to now offer a machine learning library and design services for data center FPGA-based OpenCL application acceleration.”

In addition to accelerating end application development of algorithms, libraries and FPGA-based kernels, Xilinx formed a global ecosystem of design services Alliance Members providing design teams around the world with the ability to leverage FPGA-based acceleration of their OpenCL, C and C++ applications. New design services members include ArrayFireCluster Technology LimitedImpulse Accelerated TechnologiesInstigate DesignIrish Centre for High-End Computing (ICHEC), and MulticoreWare, Inc.

Availability

To learn more about the SDAccel development environment, visit www.xilinx.com/sdaccel where you will find new QuickTake video tutorials, documentation and links to the SDAccel development environment-certified Alliance members. To access the capabilities of the SDAccel development environment, please contact your local sales representative.

About SDx

SDx™ is a family of development environments for systems and software engineers. SDx enables developers with little or no FPGA expertise to use high level programming languages to leverage the power of programmable hardware with industry standard processors on or off chip. To learn more visitwww.xilinx.com/sdx.

About Xilinx

Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
15,043 views