industry news
Subscribe Now

SecureRF to Showcase the Next Generation of Asymmetric Security at the Internet of Things Developers Conference

Highlights:

  • SecureRF to demonstrate the world’s first linear-in-time algorithm, Algebraic Eraser, at the Internet of Things Developers Conference May 6-7, 2015 in Santa Clara, CA
  • With an energy reduction of up to 98% and processing speed improvements of up to 40x, the Algebraic Eraser is the lowest energy, most efficient Public Key solution available today
  • Core suitable for FPGAs, ASICs, and other low resource platforms including the ARM Cortex-M processors
  • Addresses privacy and security needs for the Internet of Things including consumer products, medical devices, building/home automation, credentials, automotive, and mobile payments
  • Tools support integration into new or existing product platforms

Shelton, Connecticut May 5, 2015 –SecureRF, a leading provider of security solutions for the Internet of Things, will be participating in this week’s Internet of Things Developers Conference (IoT DevCon) in Santa Clara, CA, May 6-7, 2015.  During the 2-day event, SecureRF will be showcasing the world’s first linear-in-time algorithm – Algebraic Eraser (AE):  providing live demonstrations on how AE delivers significant security process improvements for devices often found in the internet of things.

Designed specifically to address privacy and security needs of very low-resource devices, AE can be leveraged within any application currently using FPGAs, ASICs and other low power platforms[LP1]  (including ARM Cortex-M processors) to deliver public key authentication and security – making AE a logical fit for a wide range of industries including military/defense, consumer products, medical devices, building/home automation, automotive, credentialing and mobile payments. 

Through breakthrough algorithms, AE’s greater efficiency over commercially available solutions is highlighted by its significantly shortened run-time and a dramatic reduction in the amount of energy consumed.  In fact, when benchmarked against Elliptic Curve Cryptography (ECC) across multiple platforms, the Algebraic Eraser proved to use up to 98% less energy while at the same time delivering a 40x increase in processing speed.

“SecureRF is excited to have the opportunity to demonstrate for developers how our technology can improve security performance in their current projects and open new doors to devices that have presented resource and space challenges,” said SecureRF CEO Louis Parks.  “Providing developers a hands-on experience with Algebraic Eraser will bring the speed and power advantages front and center.” 

In addition to authentication, AE methods support a wide range of other cryptographic functions including identification, encryption / decryption, HASH functions, and is available via partnerships and licensing arrangements.

About the Algebraic Eraser

The Algebraic Eraser™ cryptographic method delivers ground-breaking performance for low-power, and passive devices. Offering both symmetric (private key or secret key) and asymmetric (public key) cryptography methods to meet a wide array of security and authentication needs, the AE algorithm runs in linear time with respect to the key length, and employs highly non-linear operations in a non-commutative infinite monoid—yielding unprecedented security. SecureRF has been granted U.S. Patent 7,649,999 for its technology invention in the field of cryptography. The technology, described in the patent entitled “Method and apparatus for establishing a key agreement protocol,” provides a system and method for generating a secret key to facilitate secure communications between users via an algorithmically efficient one-way function using a branch of mathematics referred to as braid group theory. The algorithm is computationally hard to reverse while rapidly computable, thus enabling it to run on devices with low computing resources. 

About SecureRF

SecureRF Corporation – Securing the Internet of Things® – provides security solutions for embedded systems and wireless sensor technologies used in non?traditional payment systems, secure supply chain management, cold chain management, and anti?counterfeiting applications in the pharmaceutical, fashion, spirits, defense, and homeland security sectors.  The company’s technology is based on a breakthrough in public?key cryptography that is computationally efficient, yet highly secure and available as a software development kit, Verilog/VHDL, or as a core for FPGAs and ASICs.  SecureRF also offers the LIME Tag™ – a range of highly secure NFC, UHF and Bluetooth LE sensor tags along with its anti-counterfeiting solution – Veridify™.

For more information on anti?counterfeiting, cybersecurity or securing the Internet of Things, please contact us at info@SecureRF.com.  More information about SecureRF can be found at http://www.SecureRF.com.  SecureRF’s insights on security can be found on its blog at http://www.SecureRF.com/blog.  Follow us on Twitter: https://twitter.com/SecureRF.   

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
23,864 views