industry news
Subscribe Now

Northwest Logic and S2C Deliver Validated MIPI Solution

BEAVERTON, Oregon and SAN JOSE, Calif. – May 4, 2015 – Northwest Logic and S2C, Inc. announced today that Northwest Logic’s Mobile Industry Processor Interface (MIPI) Camera Serial Interface (CSI-2) Controller and Display Serial Interface (DSI) Controller have been fully validated on S2C’s FPGA Prototyping Platforms.  The cores are now a part of S2C’s expansive library of Prodigy Prototype Ready™ Interfaces. The integrated solutions allow developers of mobile devices to quickly build an FPGA verification environment with an integrated MIPI CSI-2 or DSI core and speed up time-to-market. 

S2C’s MIPI D-PHY Prototyping Kit includes one S2C MIPI D-PHY Interface Module, one OV2710 Camera Module, and one 70WW2A WVGA Display.  The MIPI Module supports the fully defined MIPI Rx Interface and MIPI Tx Interface through an MMCX connector. A fully defined MIPI interface requires one clock lane and four data lanes using Meticom MC20901 as a Rx D-PHY chip and Meticom MC20902 as a Tx D-PHY chip. MIPI D-PHY Interface Module occupies one Logic Module connector and can be used on S2Cs Prodigy Virtex-7 Series Logic Modules.

The MIPI D-PHY Interface Module features:

  • 5 Pairs MMCX for MIPI Rx
  • 5 Pairs MMCX for MIPI Tx
  • MC20901 conversion of SLVS input to LVDS output up to 1.4Gbps
  • MC20902 conversion of LVDS input to SLVS output up to 1.4Gbps
  • Support Bus Turnaround option on Channel E
  • On board level shifter circuitry to support 1.2V~1.8V I/O
  • On board I2C Interface to Camera and Display
  • Occupies one LM connector

“Designs using the popular MIPI standard require interfaces to operate at very low power while still operating at high performance and high speeds,” commented Toshio Nakama, CEO of S2C, Inc. “Developers of mobile devices can take advantage of the speed and confidence that our work with Northwest Logic has created.”

Northwest Logic and S2C have developed a demo to showcase the effectiveness of the integrated solutions.  The video captures video data through a camera using an CSI-2 interface, stores the data into DDR3 memory, and then transfers the data via a DSI channel and display.  The demo utilizes Northwest Logic’s MIPI CSI-2 camera controller, DSI display controller and DDR3 controller IP cores.  The demo features support for multi-lane MIPI CSI-2 and DSI operations and pause capability.  This demo will be featured at this year’s Design Automation Conference, June 8-10, in the S2C booth #3108.

“This demo features Northwest Logic’s CSI-2, DSI and DDR3 Controllers, in S2C’s FPGA Prototyping Platforms, providing customers with a very fast path to hardware verification so critical in the fast-moving mobile devices market.” said Brian Daellenbach, President of Northwest Logic.  “Once verification has been completed, these same IP cores may be seamlessly retargeted to ASIC technologies.  We are very pleased to be showcasing this capability at DAC.”

Availability

S2C’s MIPI D-PHY Prototyping Kit is available now.

About S2C

Founded and headquartered in San Jose, California, S2C has been successfully delivering rapid SoC prototyping solutions since 2003. S2C provides:

With over 200 customers, S2C’s focus is on SoC/ASIC development to reduce the SoC design cycle. Our highly qualified engineering team and customer-centric sales force understands our users’ SoC development needs. S2C systems have been deployed by leaders in consumer electronics, communications, computing, image processing, data storage, research, defense, education, automotive, medical, design services, and silicon IP.  S2C is headquartered in San Jose, CA with offices and distributors around the globe including the UK, Israel, China, Taiwan, Korea, and Japan. For more information, visit www.s2cinc.com.

About Northwest Logic

Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance PCI Express solution (PCI Express 3.0, 2.1 and 1.1 cores and drivers), Memory Interface Solution (DDR4/3/2, LPDDR4/3/2 SDRAM; HBM, MRAM, RLDRAM 3/II), and MIPI Solution (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit www.nwlogic.com.

Leave a Reply

featured blogs
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,394 views