industry news
Subscribe Now

Cadence Expands Sigrity 2015 Technology Portfolio with New Products, a Key Feature Update and Flexible Licensing Options

  • New Sigrity Parallel Computing 4-pack enables efficient product creation with 3X speedup in signoff-accurate PCB extraction
  • ? Updated power-aware system signal integrity (SI) feature now supports LPDDR4 analysis with full JEDEC compliance checking
  • ? Flexible licensing options available for small analysis teams with big analysis requirements

SAN JOSE, Calif., January 27, 2015?Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced an expanded Cadence® Sigrity? technology portfolio with the Sigrity Parallel Computing 4-pack and the Sigrity System Explorer, an updated power-aware system signal integrity (SI) feature, as well as flexible purchasing options for PCB and IC Package design and analysis. The Sigrity technology portfolio enables product creation efficiency by increasing signoff-level PCB extraction accuracy. 

To learn more about Sigrity solutions, visit: http://www.cadence.com/news/sigrity2015.

?The Sigrity 2015 portfolio release of implementation-linked analysis solutions targets critical design goals for higher-speed and lower-power electronic products, especially relevant for mobile and Internet of Things markets,? said Vinod Kariat, vice president of R&D, Custom IC and PCB Group at Cadence.?Designers can utilize our new features to enable LPDDR4 sign-off along with simple yet cost-effective licensing for both distributed processing speed-up and multiple tool access by designers with a breadth of application needs.?

New Products

? Sigrity Parallel Computing 4-pack is a license that allows designers to run parallel computing tasks across four additional computers, thereby accelerating product creation time and tripling the speed of PCB extraction of signoff-accurate interconnect models. 

? Sigrity System Explorer features general purpose topology exploration, enabling power-aware signal integrity and transient power integrity (PI) analysis across multiple fabrics.

Updated Key Feature

? The power-aware system signal integrity (SI) feature now supports LPDDR4 analysis with full JEDEC compliance checking, including bit error rate analysis with high capacity channel simulation for memory interface. 

Licensing Options

Cadence is also announcing several new product bundles, which provide flexible licensing options for small analysis teams with big analysis requirements. These bundles include:

? Combined license for Allegro® Sigrity SI and Allegro Sigrity PI base products, when a single user is responsible for both SI and PI tasks.

? Combined System SI license for both Serial Link and Parallel Bus analysis, when a single user is responsible for both memory interfaces and SerDes interfaces.

?Our collaboration with Cadence has allowed both engineering teams to develop tools that can improve our joint customers? product creation process. Working together, Cadence tools support the prototyping stage for our customers and provide a smooth transition to the test and measurement stage of product development,? said Brian Reich, VP Performance Oscilloscopes, Tektronix. 

?For example, in mobile memory, the Sigrity solution efficiently enables LPDDR4 designs through the prototype stage; while we provide our oscilloscope-based solution for electrical validation. Together, we help our joint customers accelerate their time-to-market.?

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today?s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Unlock the Productivity and Efficiency of a Connected Plant
In this episode of Chalk Talk, Amelia Dalton and Patrick Casey from Schneider Electric explore the multitude of benefits that mobility brings to industrial applications. They investigate how Schneider Electric’s Harmony Hub can simplify monitoring and testing, increase operational efficiency and connectivity openness in industrial plants, and how NFC technology can bring new innovation possibilities to IIoT applications.
Apr 23, 2024
0 views