industry news
Subscribe Now

Altera to Exhibit Comprehensive Solution Portfolio for Accelerating Intelligent Automation at SPS IPC Drives 2014

San Jose, Calif., — November 20, 2014—Altera Corporation (NASDAQ: ALTR) today announced that it will demonstrate industrial solutions based on its field-programmable gate arrays (FPGAs) and SoCs at the SPS IPC Drives conference in Nuremberg, Germany, from November 25 to 27. Altera will share how industrial systems designers can use its FPGAs and SoCs to significantly reduce cost and time to market for factory automation system designs.

Altera’s stand (#270, Hall 3) will feature a variety of solutions enabled by Altera® Cyclone® V and MAX® 10 devices.

•       Programmable logic controller (PLC) for Internet of Things (IoT) and Industry 4.0—Single-chip high-end PLCs enabled with secure enterprise cloud connectivity over OPC-UA with an Altera Cyclone V SoC. This demo features a full touch-screen human machine interface (HMI) and OPC-UA-based PLC reference design by Altera partner Exor International, and SoC security IP from Altera partner Barco Silex.

•       Motion-control acceleration—A high-performance precision pick-and-place robotics system, enabled by motion control acceleration with an Altera Cyclone V SoC.

•       Smallest form-factor FPGA drive-on-chip—A single-chip, high-performance, low-cost motor drive in an integrated, space-saving package using Altera’s new MAX® 10 FPGAs, the only FPGAs with dual-configuration, analog-to-digital converter (ADC), digital signal processing (DSP) and instant-on capabilities.

•       Functional Safety—Industry’s most comprehensive FPGA-based functional safety offering consisting of safety board and reference designs from Altera partner NewTec in conjunction with Altera’s TÜV-qualified functional safety data packages for IEC 61508.

•       High-productivity design flows for SoC—From C/C++ or Simulink models and using model-based and software-based tool flows from Altera and MathWorks, this demo shows how one can directly partition designs across embedded ARM Cortex-A9 processors and FPGA fabric in Altera SoC devices.

•       Machine Vision—High-performance machine vision applications in an Altera Cyclone V SoC, demonstrated by EBV Electronik with IP from DreamChip.

•       Industrial Ethernet—Multiple industrial Ethernet protocols implemented in a single flexible Altera FPGA, leveraging IP developed by Altera partner Softing.

•       High-availability redundant Ethernet—Demonstration of a scalable, triple-speed Gigabit Ethernet Layer 2 switch with seamless redundancy in an Altera FPGA, with high-availability seamless redundancy (HSR) and parallel redundancy protocol (PRP) IP developed by Altera partner Flexibilis.

About Altera

Altera programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visit www.altera.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
14,421 views