industry news
Subscribe Now

Pentek Doubles Down on Preconfigured A/D XMC Modules for Radar, Communications and Data Acquisition Applications

  • 3 or 4 channel 200 MHz 16-bit A/D converter
  • Digital down converter (DDC), interpolation and beamforming IP
  • GateFlow Design Kit  for Xilinx Virtex-7 FPGA custom IP development
  • Advanced GateXpress technology for FPGA reconfiguration across PCIe

UPPER SADDLE RIVER, NJ–SEPTEMBER 30, 2014–Pentek, Inc., today announced the newest members of its highly popular Onyx® family of high-speed data converter XMC FPGA modules: the 3-channel Onyx Model 71721 and the 4-channel Onyx Model 71761, 200 MHz 16-bit A/D XMC modules based on the high density Xilinx Virtex-7 FPGA. Each has a programmable digital down converter and a suite of built-in programmable cores.

“These modules hit the current sweet spot for performance and functionality with their built-in IP cores that eliminate costly development effort,” said Bob Sgandurra, Pentek’s director of Product Management. “The increased space for IP in the Virtex-7 also leaves plenty of additional room for customer supplied applications.”

A/D Converter Stage

Each module has a front end A/D converter stage that accepts three (Model 71721) or four (Model 71761) analog HF or IF inputs on front panel SSMC connectors, with each transformer-coupled to Texas Instruments ADS5485 200 MHz, 16-bit A/D converters. The 200 MHz sampling rate handles the needed bandwidth for a wide range of signal processing applications. The Model 71721 also includes a two-channel 16-bit 800 MHz D/A converter.

Performance IP Cores

The Model 71721 and Model 71761 come preconfigured with a suite of built-in functions for digital down conversion, data capture, synchronization, time tagging, and formatting, making them ideal turn-key interfaces for radar, communications, or general data acquisition applications. An A/D acquisition IP module is included for easy data capture and delivery to system memory.

The Model 71721 and 71761 each feature a complete beamforming subsystem. The DDC core contains programmable I & Q phase and gain adjustments followed by a power meter that continuously measures the individual average power output. The time constant of the averaging interval for each meter is programmable up to 8K samples. The power meters present average power measurements for each DDC core output in easy-to-read registers. A threshold detector automatically sends an interrupt to the processor if the average power level of any DDC core falls below or exceeds a programmable threshold.

A programmable summation block sums any of the four DDC core outputs, with a power meter, threshold detector and a programmable gain stage to compensate for bit growth. The sum can be selected for output across PCIe. Alternatively, for larger systems, local sums from several boards can be aggregated via a built-in Xilinx Aurora gigabit serial interface, daisy-chained through the P16 XMC connectors.

The Model xx721 also includes a waveform generation IP core and a programmable interpolation filter to support digital upconversion within the D/A.

Boosting Performance with the Onyx Architecture

Building upon the proven design in the Cobalt Virtex-6 family, architectural enhancements in the Onyx family include a doubling of the DDR3 memory in both size and speed to 4 GB and 1600 MHz, respectively. The PCIe interface has been upgraded to Gen 3, delivering peak transfer rates up to 8 GB/sec. The Virtex-7 is more power efficient than previous generations making it easier to utilize larger FPGAs. Optional LVDS and gigabit serial connections to the Virtex-7 are available for connecting to custom high performance I/O.

Development Tools and Software Support

GateXpress® PCIe Configuration Manager is a sophisticated FPGA-PCIe hardware engine for managing FPGA reconfiguration. At power up, the GateXpress manager immediately presents a PCIe target to the host computer for discovery and enumeration, giving the FPGA time to load from FLASH. Once booted, the GateXpress manager offers multiple options for dynamically reconfiguring the FPGA with a new IP image, handling the hardware negotiation and streamlining the loading task. GateXpress also allows dynamic FPGA reconfiguration though software commands as part of the runtime application.

For systems that require custom functions, IP can be developed using the Pentek GateFlow® FPGA Design Kit, extending or even replacing the factory-installed functions. Software support packages are available for Linux and Windows operating systems.

Form Factors

The Model 71721 and Model 71761 XMC modules are designed for both rugged and lab environments and are available in CompactPCI (Models 73721 & 73761), AMC (Models 56721 & 56761), PCIe (Models 78721 & 78761) and VPX (Models 53721 & 53761).

Pricing and Availability

The Model 71721 and Model 71761 XMC modules with 4 GB of memory start at $17,995 USD. Additional FPGA and LVDS FPGA I/O options are available. 

Delivery is 8 to 10 weeks ARO.

About Pentek

Pentek, an ISO 9001:2008 certified company, designs, manufactures and markets innovative COTS and rugged DSP boards and system recorders for commercial, government and military systems, including radar, communications, medical and industrial control applications. Pentek offers powerful VME, VPX, VXS, FMC, XMC, cPCI, PCIe and AMC boards for data acquisition, software radio and digital signal processing featuring Xilinx FPGAs. Pentek’s high-speed real-time recording systems are pre-configured and can be used in the lab or deployed in the field. Pentek equips all boards and recorder products with high-performance I/O including gigabit serial interfaces, powerful software development tools and offers strong DSP software support.

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Automotive/Industrial PSoC™ High Voltage (HV) Overview
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Marcelo Williams Silva from Infineon explore the multitude of benefits of Infineon’s PSoC 4 microcontroller family. They examine how the high precision analog blocks, high voltage subsystem, and integrated communication interfaces of these solutions can make a big difference when it comes to the footprint size, bill of materials and functional safety of your next automotive design.
Sep 12, 2023
27,103 views