industry news
Subscribe Now

Tektronix Delivers First LPDDR4 PHY Layer Test Solution

BEAVERTON, Ore. Sept. 22, 2014 – Tektronix, Inc., the world’s leading manufacturer of oscilloscopes, today announced the industry’s first complete PHY layer and conformance test solution for JEDEC LPDDR4, the next generation of mobile memory technology. Slated for adoption starting in 2015, LPDDR4 builds on the current generation of LPDDR3 technology and will deliver improved data rates up to 4.26 Gb/sec and use an ultra-low voltage core to reduce power consumption by approximately 35 percent to enhance performance in mobile devices like smartphones, wearables & tablets.

LPDDR4 introduces new test and measurement challenges due to lower input/output voltage of just 1.1V, higher data rates and compact mechanical designs that limit access to test points. There are also multiple changes in Vref, read burst and write burst which further increase the complexity to perform the tests mandated by the JESD209-4 specification. Tektronix provides the industry’s most complete set of tools design engineers need for qualifying their LPDDR4 designs. Through automated set-up and test execution, the Tektronix solution can reduce testing cycles from a week or more to a single hour.

“There’s no question that LPDDR4 makes validation far more complex and challenging for the entire mobile memory ecosystem, from silicon vendors to system integrators,” said Brian Reich, general manager, Performance Oscilloscopes, Tektronix.  “We offer the test and measurement tools needed to efficiently bring this exciting technology to market, from high-performance oscilloscopes and probes to advanced analysis software spanning the entire memory validation continuum.”

With this introduction, Tektronix now offers integrated PHY layer testing and debug of the new LPDDR4 standard in DDR-LP4 analysis software <http://www.tek.com/technology/ddr-test/electrical-validation%20%3chttp:/www.tek.com/technology/ddr-test/electrical-validation%3e> . By automating test setup and execution, DDR-LP4 gives memory designers the confidence that they are in full conformance with memory standards. Should a memory system fail conformance tests, designers can quickly switch to debug mode and use tools like the powerful Visual Trigger capability on Tektronix oscilloscopes to isolate events of interest for deeper root-cause analysis with the DPOJET Jitter and Eye measurement toolkit.

LPDDR4 interposers

In conjunction with partner Nexus Technology, Tektronix is also introducing the industry’s first LPDDR4 memory component interposers featuring two patented interposer designs. EdgeProbe™ interposers are designed for the demanding mechanical constraints required by mobile designs while socketed interposers are available for ease of use, reusability and component swapping.

Pricing & Availability

Option DDR-LP4 with LPDDR4 support is available now starting €1,590 / £1,320.

Wondering what else Tektronix is up to? Check out the Tektronix Bandwidth Banter blog <http://www.tek.com/blog>  and stay up to date on the latest news from Tektronix on Twitter <https://twitter.com/tektronix>  and Facebook <http://www.facebook.com/Tektronix> .

About Tektronix

For more than sixty-five years, engineers have turned to Tektronix <http://www.tek.com/>  for test, measurement and monitoring solutions to solve design challenges, improve productivity and dramatically reduce time to market. Tektronix is a leading supplier of test equipment <http://www.tek.com/home/products.html>  for engineers focused on electronic design, manufacturing, and advanced technology development. Headquartered in Beaverton, Oregon, Tektronix serves customers worldwide and offers award-winning service <http://www.tek.com/service/>  and support <http://www.tek.com/support/> . Stay on the leading edge at www.tektronix.com <http://www.tektronix.com/> .

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Embedded Storage in Green IoT Applications
Sponsored by Mouser Electronics and Swissbit
In this episode of Chalk Talk, Amelia Dalton and Martin Schreiber from Swissbit explore the unique set of memory requirements that Green IoT designs demand, the roles that endurance, performance and density play in flash memory solutions, and how Swissbit’s SD cards and eMMC technologies can add value to your next IoT design.
Oct 25, 2023
22,924 views