industry news
Subscribe Now

Altera Releases Quartus II Software Arria 10 Edition v14.0

San Jose, Calif., August 18, 2014 – Altera Corporation (Nasdaq: ALTR) today released Quartus® II software Arria® 10 edition v14.0, the industry’s most advanced 20 nm FPGA and SoC design environment. Altera’s proven Quartus II software delivers the fastest compile times and enables the highest performance for 20 nm FPGA and SoC designs in the industry. Customers can further accelerate their Arria 10 FPGA and SoC design cycles by using the broad portfolio of 20 nm-optimized IP cores included in this latest software release.

Altera’s 20 nm design tools feature the most advanced algorithms and deliver the highest quality of results in the industry. The Quartus II software Arria 10 edition v14.0 provides on average 2X faster compile times compared to the nearest competitor’s 20 nm design software. This productivity advantage allows customers to shorten design iterations and rapidly close timing on their 20 nm design. The software also enables the highest performance 20 nm designs – providing customers more than a one-speed grade performance advantage over competitive FPGAs.

Included in the latest software release is a full complement of 20 nm-optimized IP cores to enable faster design cycles. The IP portfolio includes standard protocol and memory interfaces, DSP and SoC IP cores. Altera also optimized its popular best-in-class IP cores for Arria 10 FPGAs and SoCs, which include 100G Ethernet, 300G Interlaken, Interlaken Look-Aside and PCI Express Gen3 IP. When implemented in Altera’s Arria 10 FPGAs and SoCs, these best-in-class IP cores deliver the highest performance in the FPGA industry.

A full list of the features and capabilities offered in this software release can be found at http://www.altera.com/b/quartus-ii-arria-10-edition.html

Industry’s Highest Performance 20 nm FPGAs and SoCs
Arria 10 FPGAs and SoCs are the most advanced, highest-performance 20 nm FPGAs available today. The devices integrate several industry-leading features that make Arria 10 FPGAs and SoCs well suited to meet the requirements of high-end, high-performance systems.

  • FPGA Industry’s Only 20 nm ARM-based SoCs – Arria 10 SoCs increase system integration by combining a 1.5 GHz dual-core ARM® Cortex™-A9 MPCore™ hard processor system (HPS) and embedded peripherals with FPGA logic, DSP blocks, high-speed interfaces and memory.
  • Only FPGAs with Hardened IEEE 754 Floating Point DSP – Arria 10 FPGAs and SoCs deliver up to 1.5 TFLOPs of DSP performance to address an expanding range of computationally intensive applications in high-performance computing (HPC), radar, scientific and medical imaging.
  • Highest Serial Bandwidth – Arria 10 FPGAs and SoCs deliver an industry-leading 3.6 Tbps of serial bandwidth with 96 transceiver lanes, the most transceiver lanes and bandwidth in its class.

Pricing and Availability

The Quartus II software Arria 10 edition v14.0 is available now for download at www.altera.com/quartus-arria10. The software is available as a subscription edition and includes a free 30-day trial. The annual software subscription is $2,995 for a node-locked PC license. Engineering samples of Arria 10 FPGAs are shipping today. For additional information about Arria 10 devices, contact your local Altera sales representative or visit www.altera.com/arria10.

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visit Altera at www.altera.com.

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
15,010 views