industry news
Subscribe Now

Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

San Jose, Calif., April 23, 2013 – Altera Corporation (NASDAQ: ALTR) today announced the demonstration of its FPGA technology based on Intel’s 14 nm Tri-Gate process. The 14 nm-based FPGA test chips incorporate key intellectual property (IP) components – transceivers, mixed-signal IP and digital logic – used in Stratix® 10 FPGAs and SoCs. Altera and Intel collaborated on the development of the industry’s first FPGA-based devices leveraging Intel’s world-class process technology and Altera’s industry-leading programmable logic technology.

“Today’s news marks a significant milestone for Altera and for our customers,” said Brad Howe, senior vice president of research and development at Altera. “Testing vital elements of our FPGAs in 14 nm Tri-Gate silicon allows us to validate device performance early in the design process and significantly accelerate the availability of our 14 nm-based products.”

Altera leverages a comprehensive test chip program to de-risk the rollout of all its next-generation products by validating how Altera IP performs using innovative process improvements and circuit design techniques prior to final product tape out. Through the use of multiple 14-nm devices, Altera continues to see very positive results in the high-speed transceiver circuitry, digital logic and hard-IP blocks that will be used in Stratix 10 FPGAs and SoCs.

Intel offers a true die shrink with its second-generation 14 nm Tri-Gate process, relative to alternative FinFET technologies. As a result, Altera will deliver unmatched performance, power, density and cost advantages with its next-generation FPGAs and SoCs.

“Altera and Intel have accomplished many significant milestones since we announced our foundry relationship in 2013 and today’s announcement is yet another defining moment in our partnership with Altera,” said Sunit Rikhi, vice president and general manager, Intel Custom Foundry. “Successfully demonstrating the functionality of Altera’s FPGA technology using our 14 nm Tri-Gate process is a testament to the outstanding work Altera’s team has done with our foundry team.”

Leveraging Intel’s 14 nm Tri-Gate process and an enhanced high-performance core fabric architecture, Stratix 10 FPGAs and SoCs are designed to enable the most advanced, highest performance applications in the communications, military, broadcast and compute and storage markets, while slashing system power. Stratix 10 FPGAs and SoCs deliver 2X the core performance of current high-end FPGAs with industry’s first Gigahertz-class FPGA featuring core operating performance up to 1 GHz. For high-performance systems that have the most strict power budgets, Stratix 10 devices allow customers to achieve up to a 70 percent reduction in power consumption. Stratix 10 FPGAs and SoCs also provide the industry’s highest levels of system integration, which include:

  • The highest density monolithic device with greater than four million logic elements (LEs)
  • Over 10 TeraFLOPs of single-precision, hardened floating point DSP performance
  • More than 4X serial transceiver bandwidth compared to previous generation FPGAs, including 28-Gbps backplane capable transceivers and a path to 56 Gbps transceivers
  • A 3rd-generation high-performance, quad-core 64-bit ARM Cortex-A53 processor system
  • Multi-die solutions capable of integrating DRAM, SRAM, ASICs, processors and analog components in a single package.

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
25,523 views