industry news
Subscribe Now

Altera and Intel Extend Manufacturing Partnership to Include Development of Multi-Die Devices

San Jose and Santa Clara, Calif., March 26, 2014– Altera Corporation (Nasdaq: ALTR) and Intel Corporation today announced their collaboration on the development of multi-die devices that leverage Intel’s world-class package and assembly capabilities and Altera’s leading-edge programmable logic technology. The collaboration is an extension of the foundry relationship between Altera and Intel, in which Intel is manufacturing Altera’s Stratix® 10 FPGAs and SoCs using the 14 nm Tri-Gate process.

Altera’s work with Intel will enable the development of multi-die devices that efficiently integrates monolithic 14 nm Stratix 10 FPGAs and SoCs with other advanced components, which may include DRAM, SRAM, ASICs, processors and analog components, in a single package. The integration will be enabled through the use of high-performance heterogeneous multi-die interconnect technology. Altera’s heterogeneous multi-die devices provide the benefit of traditional 2.5 and 3D approaches with more favorable economic metrics. The devices will address the performance, memory bandwidth and thermal challengesimpacting high-end applications in the communications, high-performance computing, broadcast and military segments.

Intel’s 14 nm Tri-Gate process density advantage and Altera’s patented FPGA redundancy technology enable Altera to deliver the industry’s highest density monolithic FPGA die, offering greater integration of system components on a single die.Altera is leveraging its leadership in developing the largest monolithic FPGA die and Intel’s packaging technology to integrate even more capabilities into a single system-in-a-package solution. Intel’s manufacturing process is co-optimized to offer manufacturing simplicity consisting of turnkey foundry services that include the manufacturing, assembly and testing of heterogeneous multi-die devices. Intel and Altera are currently developing test vehicles aimed at streamlining manufacturing and integration flows.

“Our partnership with Altera to manufacture next-generation FPGAs and SoCs using our 14 nm Tri-Gate process is going exceptionally well,” said Sunit Rikhi, vice president and general manager, Intel Custom Foundry. “Our close collaboration enables us to work together in many areas related to semiconductor manufacturing and packaging. Together, both companies are building off one another’s expertise with the primary focus on building industry-disrupting products.”

“Our collaboration with Intel on heterogeneous multi-die device development reflects a shared commitment by both companies to improve the bandwidth and performance of next-generation systems,” said Brad Howe, senior vice president of research and development at Altera Corporation. “Leveraging Intel’s advanced manufacturing and chip packaging capabilities will allow Altera to deliver system-in-a-package solutions that have been identified as critical to meeting overall performance requirements.”

About Intel

Intel (NASDAQ: INTC) is a world leader in computing innovation. The company designs and builds the essential technologies that serve as the foundation for the world’s computing devices. Additional information about Intel is available at newsroom.intel.com and blogs.intel.com.

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Follow Altera via Facebook, Twitter, LinkedIn, Google+ and RSS, and subscribe to product update emails and newsletters.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

ROHM's 4th Generation SiC MOSFET
In this episode of Chalk Talk, Amelia Dalton and Ming Su from ROHM Semiconductor explore the benefits of the ROHM’s 4th generation of silicon carbide MOSFET. They investigate the switching performance, capacitance improvement, and ease of use of this new silicon carbide MOSFET family.
Jun 26, 2023
33,624 views