industry news
Subscribe Now

DesignCon Recognizes Altera for Outstanding FPGA and SoC Innovations

San Jose, Calif., February 4, 2014—Altera Corporation (NASDAQ: ALTR) today announced it received two DesignVision Awards at DesignCon 2014 for its innovations in FPGA and SoC technology. Altera’s next-generation, 14 nm Stratix 10 FPGAs and SoCs won for best semiconductor and IP, and theARM® Development Studio 5 (DS-5™) Altera Edition toolkit won for best design verification tool. Altera was presented with the two DesignVision Awards at a ceremony held at the Santa Clara Convention Center during DesignCon 2014.

Started in 2005, the DesignVision Award recognizes technologies, applications, products and services judged to be the most unique and beneficial to the industry. DesignVision Award candidates are judged based on innovation, uniqueness, market impact, customer benefits and value to society.

Janine Love, technical director, DesignCon, UBM Tech, commented, “We had quite a challenging time choosing these winners among all of the innovative products we judged. Ultimately, our 2014 winners represent the best of the best in each of their respective industries.”

Altera’s next-generation high-performance Stratix® 10 FPGAs and SoCs were recognized by the judges for offering breakthrough advantages in performance, power savings and system integration. Based on Intel’s 14 nm 3D Tri-Gate transistor technology, Stratix 10 FPGAs and SoCs are designed to enable the highest performance, most power-efficient applications in the communications, military, broadcast and compute and storage markets. Stratix 10 FPGAs and SoCs feature a new high-performance architecture that will deliver up to 2X the core performance of current high-end FPGAs. For power-sensitive application, Stratix 10 devices deliver up to 70 percent lower power compared with current high-end FPGAs. Stratix 10 SoCs integrate a 64-bit quad-core ARM Cortex™-A53 processor to offer the industry’s most versatile heterogeneous computing platform.

Altera’s ARM DS-5 Altera Edition toolkit was recognized by judges for its ability to remove the debugging barrier between the integrated dual-core CPU subsystem and FPGA fabric in Altera SoC devices. The DS-5 Altera Edition toolkit combines the most advanced multi-core debugger for the ARM architecture with the ability to adapt to the logic contained in the FPGA. The toolkit provides embedded software developers an unprecedented level of full-chip visibility and control through the standard DS-5 user interface.

“Innovation drives Altera and enables us to push the envelope with our silicon and software solutions,” said Danny Biran, senior vice president of corporate strategy and marketing at Altera Corporation. “Creating technologies that enhance our customers’ end systems and improve their design productivity enables Altera to be at the forefront of ushering in a new era of innovation and progress for the industry.”

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
20,212 views