industry news
Subscribe Now

Cadence to Keynote and Sponsor MemCon 2013

SAN JOSE, CA–(Marketwired – July 29, 2013) – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced its sponsorship of MemCon, the premier conference on memory technology and innovation, started by Denali Systems, a company Cadence acquired in 2010. In addition to sponsoring this conference, Cadence is keynoting the event, participating in a panel, and demonstrating new products.

WHAT:

Martin Lund, Cadence® Sr. Vice President, Research and Development, SoC Realization Group, will give the introductory conference keynote, “Memory in the Post PC Era.” 
Cadence Fellow Gopal Raghavan will participate in the panel session, “Wider vs. Faster.”
Visitors to the Cadence booth can see the following demonstrations:

  • Robust DDR4 IP with per-bit delay adjustment
  • Power-optimized LPDDR3 IP
  • Chip-package-board co-simulation with electrical compliance of memory interfaces
  • Verification IP memory models to verify essential new interfaces

WHEN:

Scheduled for: August 6, 2013

WHERE:

Santa Clara Convention Center,
Santa Clara, California

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
4,133 views