industry news
Subscribe Now

Sidense 1T-OTP Helps Calibrate Aptina’s Advanced Imaging Products

Ottawa, Canada – (February 21, 2012) – Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced that Aptina, a leading provider of CMOS image sensors and camera modules, is using Sidense’s field-programmable 1T-OTP memory macros for several image sensor and camera module products for the mobile, consumer, automotive and surveillance markets. Developed for use at TSMC’s 65nm low-power (LP) process node, the 1T-OTP macros provide a reliable and flexible memory solution in a small footprint to support calibration and optimization of image sensors in a chip, module or system environment. 

“Aptina chose Sidense OTP for storing calibration and lens correction information in our image sensor and companion chip products for its small macro area, reliable field programmability to support correction in finished modules, and scalability to new process nodes for future product development,” said Sion Quinlan, Aptina’s Director of Circuit IP. “Because Sidense’s OTP does not add any additional processing steps or masks to our sensor process, Aptina benefits with a cost and time savings.” 

Aptina products are used in a broad range of products including smartphones, tablets, laptops, digital and video cameras, as well as in surveillance, automotive, medical, video conferencing, and gaming applications. 

“Acceptance by one of the industry’s leading image sensor providers validates the use of our 1T-OTP memory for image sensor calibration and trimming in products targeting several high-volume and demanding market segments,” said Xerxes Wania, President and CEO of Sidense. “We are very pleased to provide a key ingredient to Aptina for their leading image sensor and camera module products.” 

About Sidense Corp.

Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 90 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications. 

Sidense SiPROM, SLP and ULP memory products, embedded in over 190 customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com

About Aptina 

Aptina is a global provider of CMOS imaging solutions that enable Imaging Everywhere™. Using performance enhancing technologies like Aptina A-Pix™, DR-Pix™ and award winning MobileHDR™, Aptina has created a market-leading portfolio of image sensor products found in leading consumer electronics like smartphones, tablets, laptops, digital and video cameras, as well as applications in surveillance, automotive, medical, video conferencing, and gaming. Aptina drives innovation in the market with industry recognized products like the AR0331 surveillance image sensor and the 16MP APS-C DSLR sensor. Privately held, Aptina’s investors include Riverwood Capital, TPG Capital and Micron Technology. For additional information on Aptina visit www.aptina.com or subscribe to the latest news from Aptina by copying the Aptina RSS feed into your favorite RSS reader. 

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
22,862 views