industry news
Subscribe Now

Veridae Systems and Mentor Graphics Partner to Accelerate Development, Debug and Verification of FPGAs

SAN DIEGO, CA. –– June 6, 2011 –– Veridae Systems and Mentor Graphics today announced they’ve partnered to support a complete FPGA development flow combining Mentor Graphic’s Precision® Synthesis FPGA design tools and Veridae’s Certus or Corus validation and debug solutions. The combination of tools will accelerate the development, verification and time-to market of single and multi-FPGA based systems.

“We are thrilled to collaborate with Mentor Graphics to integrate Corus and Certus with the Precision Synthesis tools,” said Jim Derbyshire, Veridae’s chief executive officer. “The tools seamlessly interface to offer an easy to use and complete FPGA development flow including simulation, synthesis and on-chip debug. For the first time, design engineers have access to the critical link from real hardware back to the design.”

Both the Corus and Certus software suites from Veridae systems have been validated for use in Mentor Graphics’ Precision Synthesis design flow. The Corus and Certus software suites are based on Veridae’s proven technology, which provides users with a synchronized view of FPGA systems both on- and off-chip, across devices and timing domains. The on-chip view can be also synchronized with software debuggers and test equipment to give a total system view. With access to any signal and any time, designers and validation engineers can quickly pinpoint failures and fix root causes. The enhanced visibility of Veridae’s technology allows debug problems that previously required weeks, or even months, to be resolved in hours.

“Combining the vendor independence and advanced features of Precision Synthesis with Veridae’s unique approach to FPGA prototyping will benefit designers in implementation and debug,” said Daniel Platzker, FPGA synthesis product line director at Mentor Graphics. “Veridae’s design visibility is an effective complement to Mentor Graphic’s comprehensive FPGA flow, and we look forward to working with our mutual customers to realize faster time to market and lower overall development cost.”

Corus and Certus are available now from Veridae Systems, and Precision Synthesis is available from Mentor Graphics. The companies will jointly support users interfacing the products to establish an optimal FPGA development flow.

About Veridae Systems Inc.

Veridae Systems Inc. provides innovative debug and validation technology that enables engineers to bring complex systems and ICs from prototype to production while realizing significant savings in both cost and time to market. Veridae is privately held, with technology spun out of research activity at the University of British Columbia (UBC). The company was founded in 2009, and has corporate headquarters at #201-1545 West 8th Avenue, Vancouver, BC, V6J 1T5. More information is available on the web at: http://www.veridae.com/

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
39,803 views