feature article
Subscribe Now

Vector Fabrics eases code partitioning challenges at Embedded World 2011

Eindhoven, The Netherlands, 6th January, 2011  – Vector Fabrics announces it will be exhibiting at Embedded World 2011. Embedded developers will have the opportunity to see first-hand how Vector Fabrics’ cloud-based vfAnalyst tool can take their sequential C code and lead them to an optimized, correct-by-construction multi-threaded version. vfAnalyst automatically shows software engineers the most promising parallelization opportunities within their C code, greatly easing the time-consuming and expensive process of creating an effective multicore implementation.

vfAnalyst’s unique graphical interface shows not only which portions of the program can be run in parallel, but also the data communication needed to ensure that the multi-threaded code will operate identically to – but faster than – the sequential code. In addition, vfAnalyst is particularly well-suited for engineers who are tasked with parallelizing legacy sequential code: they can do the project without having to know in detail how the code works.

Vector Fabrics will be exhibiting in Building 10, stand 552.

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,515 views