EEJournal

fresh bytes
Subscribe Now
November 27, 2010

Fresh Bytes

by Aaron

freshbytes_logo_p.jpg

by Laura Domela

lld.jpg
Fresh Bytes is my daily roundup of of interesting factoids and techy tidbits.

Feel free to drop me a note and tell me what you think. Or maybe you found something super nerdy and awesome you think should be here…if so, send it along!

10 thoughts on “Fresh Bytes”

  1. Pingback: pax 3 era
  2. Pingback: Pendaftaran CPNS Kemenkumham
  3. Pingback: Bdsm chat
  4. Pingback: engineering.uodiyala.edu.iq
  5. Pingback: Corporate Event Management Company Hyderabad
  6. Pingback: news
  7. Pingback: Cheap
  8. Pingback: Nidika Offer Call Girls in Bangalore
  9. Pingback: Pune Escorts Services Call Girls
  10. Pingback: Bangalore Cheap Escorts Sevices

Leave a Reply

featured blogs
Rapid Prototyping of Analog Circuits with Verilog-A Modeling
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
More from Cadence...
Leveraging Early Power Network Analysis to Accelerate Chip Design
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
More from Synopsys...
Was This the World’s First Micrometer?
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...
More from Max's Cool Beans...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Click here for more information about Vishay Semiconductors Signal DFN Package
Jul 10, 2023
31,636 views