EEJournal

fish fry
Subscribe Now
July 29, 2016

The Need For Speed

The Next Generation of Networking with Speedster22i
by Amelia Dalton

It’s pitch black. Green lights flash on the horizon. A steady hum pulsates through the alkaline air. Move carefully my friends, we’re in the center of the universe and it’s bound to get a little hot. This week’s Fish Fry is headed to the land where power reigns supreme and the lights are always on: data centers. Robert Blake (CEO – Achronix) joins Fish Fry to discuss the multi-layered relationship between field programmable gate array technology and data centers, what the new Achronix PCI accelerator card is all about, and a little bit about innovation in companies big and small. Then, keeping with our data center theme, we investigate how Google is using their DeepMind AI to keep their data centers cooler.


 

Download this episode (right click and save)

Links for July 29, 2016

More information about Achronix

Feature Article by Kevin Morris: Achronix Accelerates Today’s Data Center – PCIe Board Brings Power-Efficient Networking Performance

Achronix Introduces the Highest FPGA Memory Bandwidth, PCIe Acceleration Board for Data Center Applications 

DeepMind AI Reduces Google Data Center Cooling Bill by 40%


Leave a Reply

featured blogs
BoardSurfers: Data Type Conversion in Allegro SKILL Programming
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Click here for more information about the Alif Ensemble family of 32-bit microcontrollers
Aug 9, 2023
29,890 views