EEJournal

fish fry
Subscribe Now
March 3, 2016

Prove It!

The New Era of Design Verification
by Amelia Dalton

Can you imagine a world without mistakes? Maybe it would be cool, but most likely it would be pretty boring. Heck, it might even mean some of us would lose our jobs. This week’s Fish Fry, we visit a conference dedicated to engineering mistakes: DVCon. We investigate three major the themes of this year’s Design Verification Conference: UVM, emulation, and FPGA-based prototyping. Shishpal Rawat (Chairman – Accellera Systems Initiative) and I sit down to discuss the importance of standardization in emulation and UVM, the value of design verification tutorials, and why verification needs to happen at many different levels of abstraction. Also this week, we check out the advantages of an integrated prototyping solution which may just put ad-hoc FPGA-based physical prototyping out of business once and for all.

 

 

Download this episode (right click and save)

Links for March 4, 2016

More information about DVCon 2016

More information about The Accellera Systems Intiative 

New Episode of Chalk Talk: The Market Shift to Integrated Physical Prototyping

Help NASA Create Better Vision for Robonaut

featured blogs
BoardSurfers: Data Type Conversion in Allegro SKILL Programming
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Medical Grade Power
Sponsored by Mouser Electronics and RECOM
In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM explore the various design requirements for medical grade power supplies. They also examine the role that isolation and leakage current play in this arena and the solutions that RECOM offers in terms of medical grade power supplies.
Click here for more information about RECOM Power Medical Power Supplies
Nov 9, 2023
20,859 views