EEJournal

fish fry
Subscribe Now
August 30, 2013

Now Serving: DDR IP and BeagleBone Black

by Amelia Dalton

Hot off the grill and tastier than ever! In this week’s Fish Fry, we’re serving up a healthy plate of DDR IP with Bob Smith of Uniquify. Bob and I chat about your next SoC project and why Uniquify may have the perfect DDR IP to suit your design tastes. Also this week, in a second helping of Fish Fry fabulousness, we’re talking to Adrian Valenzuela about the BeagleBone Black and why you want one.

Hey and look at this week’s icing on the cake! Our nerdy giveaway is none other than the BeagleBone Black, courtesy of Newark element14. Enter to win a BeagleBone Black today!


 

Click here to enter to win a BeagleBone Black courtesy of newark element14

 

Listen to this episode

Download this episode (right click and save)

 

Links for August 30, 2013

More Information about Uniquify

More Information about the BeagleBone Black

Leave a Reply

featured blogs
MaxLinear Is Staying at the Forefront of Connectivity Solutions with Cadence
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Click here for more information about Silicon.da
Dec 6, 2023
17,997 views