EEJournal

fish fry
Subscribe Now
May 17, 2013

ASIC is a Four Letter Word, Napalm Bats, and The GertBoard

by Amelia Dalton

Fish Fry is treading on scary ground this week. Guard your children, hold your RTL close and your soldering gun even closer. We’re talking ASIC design costs. I know many of you are cowering in fear at the slight mention of custom chip NRE costs, but my guest is Reid Wender (Triad Semiconductor) and we’re chatting about how you can relinquish your mixed-signal ASIC design cost fears once and for all. Think of it as an NRE exorcism, sorta.  

Also this week, we’re checking out a special long lost World War II battle battalion and giving away a GertBoard courtesy of newark element14.

 

  

Click here to enter to win a GertBoard courtesy of newark element14

Listen to this episode

Download this episode (right click and save)

Fish Fry Links – May 17, 2013

More Information about Triad Seminconductor

New Chalk TalkHD – How to Save 75% on Your Next ASIC Design

More Information about Project X – The Napalm Bats of WWII

More Information about the GertBoard

Leave a Reply

featured blogs
MaxLinear Is Staying at the Forefront of Connectivity Solutions with Cadence
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

ROHM Automotive Intelligent Power Device (IPD)
Sponsored by Mouser Electronics and ROHM Semiconductor
Modern automotive applications require a variety of circuit protections and functions to safeguard against short circuit conditions. In this episode of Chalk Talk, Amelia Dalton and Nick Ikuta from ROHM Semiconductor investigate the details of ROHM’s Automotive Intelligent Power Device, the role that ??adjustable OCP circuit and adjustable OCP mask time plays in this solution, and the benefits that ROHM’s Automotive Intelligent Power Device can bring to your next design.
Click here for more information about ROHM Semiconductor Automotive IPD 2-Ch Low Side Switches
Feb 1, 2024
10,758 views