fish fry
Subscribe Now

EDA All Around

DVCon, Aldec Meets Hitatchi, and Parties Galore

In honor of DVCon this week, we’re rounding up all the verification jokes we can muster. “I just finished verifying my multicores and boy are my ARMs tired.” Or maybe: “How many verification engineers does it take to change a lightbulb?” “None, of course – but they will be able to confirm that the bulb has actually been changed.” Or how about: “Seriously folks – take my dev-kit… Please!”

In Fish Fry this week, we’re looking at the themes, parties, and verification technologies at DVCon 2013. Keeping with the EDA theme, I also chat with Dmitry Melnick (Aldec) about the details of Aldec’s recent collaboration with Hitatchi and why he thinks traditional coding styles are no longer adequate for our multi-million gate FPGA designs.

I have a Microchip chipKIT Educational Starter Pack to give away (courtesy of Newark element14) to one lucky listener this week. 

 

Click here to enter to win this Microchip chipKIT Educational Starter Pack courtesy of Newark element14

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – March 1, 2013

More Information about The Robot Combat League

More Information about DVCon 2013

Kevin Morris’s Editorial Blog – Altera Partners with Intel for 14nm Tri-Gate FPGAs

More Information about Synopsys VIP Party Comic – Don McMillan

More Information about Aldec

More Information about Aldec’s collaboration with Hitatchi 

 

Enter to win a Microchip chipKIT Educational Starter Pack courtesy of Newark element14

 

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Luc Burgun, CEO and President, EVE 

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Silence of the Amps: µModule Regulators
In this episode of Chalk Talk, Amelia Dalton and Younes Salami from Analog Devices explore the benefits of Analog Devices’ silent switcher technology. They also examine the pros and cons of switch mode power supplies and how you can utilize silent switcher µModule regulators in your next design.
Dec 13, 2023
17,654 views