fish fry
Subscribe Now

Three Rings of EE Fun

Black Hats, FPGAs, and GPS Spoofs

Welcome to the Big Top of EE Fun, ladies and gentlemen! We’ve got Black Hat hackers, GPS spoofers, and in the center ring, a serious FPGA heavy hitter. This week I chat with Jeff Waters (Senior VP and General Manager at Altera) about how FPGAs can differentiate your design from the next guy’s ASSP, how FPGAs are making their way into the automotive market, and what make and model Jeff would pick as his dream car.

I also have one more Altera DE0-Nano Development Kit (courtesy of Altera) to give away to one lucky listener. I’ll tell you at the end of my broadcast how you can enter to win!

Fish Fry Links – July 27, 2012

More Information about The 2012 Black Hat Conference

Press Release – White Sands tests show GPS ‘spoofing’ can be countered

Fish Fry Interview with Cryptography Research CEO Paul Kocher

Kevin Morris’ feature article Towards Silicon Convergence – Altera’s CTO Weighs In

More Information about the DE0-Nano Development Board

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,309 views