July 1, 2011

The Good, The Bad and The Timely

Bruggeman Takes On EDA

by Amelia Dalton

At the Design Automation Conference this year, I had the pleasure of sitting down with Cadence CMO John Bruggeman and we chatted about why he thinks the "style" of EDA needs re-invention, where he thinks EDA360 is headed, and why he believes EDA isn't getting its fair share of the electronic market revenue pie.  

Also this week, I have a Lattice ECP3 Versa Development Kit to give out to one lucky listener, but you'll have to tune in to find out how to win.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links - July 1, 2011

Information about Cadence

Information about EDA360

Lattice ECP3 Versa Development Kit 

Comments:

I would use the ethernet as an interface into the device for doing signal capture and replay. The recording feature would allow for easy unit test by directly applying analog or digital signals from the original source like sensors and then download that to the PC. Then the device could be switched to generate the recorded signals from RAM so that the device under test could have a repeatable signal input to debug against.
Posted on July 02, 2011 at 11:44 AM
Smart video surveillance system
Posted on July 03, 2011 at 4:31 AM
krotar Ever since I got a free 10" LCD screen at DesignCon this year, I have been wanting to build some kind of portable media player. It would be fun to do see what kind of video processing I could do on a platform like this as well
Posted on July 05, 2011 at 2:34 PM
weiwei2 I want to make use of it to do a pattern reconigtion engine. The application is to feed in camera source of printed circuit board and use it to detect whether an IC on it is missing. The picture of the IC is pre-saved as template image to be matched. I have tried done this with DSP but the speed is not what i hope for and i think a FPGA approach might solve the speed bottleneck. The lattice comes with Helion IONOS Image Signal Processing Pipeline IP thats can be implemented on ECP3 and that can help me to process the raw image from my camera module. It also comes with HDMI/DVI output capability which i can connect to a monitor. It happens that the camera module i am using is controllable through I2C, and the lattice contains IP and hardware to help me do that as well. So i can make a standalone embedded system based on this.
Posted on July 06, 2011 at 8:21 PM
You must be logged in to leave a reply. Login »

Related Articles

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform

by Kevin Morris

System on Chip (SoC) design today is an incredibly complicated collaborative endeavor. By applying the label System to the chips we design, we enter a...

FPGAs in the IoT

Lattice iCE40 Ultra Brings Programmability to Wearables

by Kevin Morris

In the 1960s, an electronic device was cool if it had the word transistor in it. Even though the general public didnt understand the...

X Marks the Spot

Thwarting Pirates with AI and X-fest 2014

by Amelia Dalton

At Attention Ye Salty Dogs! Hoist the mizzen mast, Fish Fry is ready to set sail! This week Jim Beneke comes aboard our mighty Fish...

Black Helicopters

The Career-Limiting Blame Trap

by Kevin Morris

John had been working for almost six weeks on a single part of the design persistence code. He had made no discernable progress. His original...

Analog Breakthrough?

Pulsic Automates Analog Layout

by Bryon Moyer

You are now entering the It cant be done zone. But, at least for the moment, Ill ask that you relax that axiom,...

Related Blog Posts

Improved FPGA Tool Results

by Bryon Moyer

Plunify tries to get the best out of FPGA design tools

Synopsyss IP Initiative

by Bryon Moyer

Synopsys is taking a holistic view of SoC design using IP, including hardware and software elements.

Mentor Unifies Verification

by Bryon Moyer

What used to be independent tools now serve a higher-level verification flow.

On the Scene: Project Ara

by Amelia Dalton

The race hasn't yet begun. In fact, we're not even on the starting block, but the rule book for this race - the race to...

New SEMulator 3D Announced

by Bryon Moyer

Coventor has released its next edition of their semiconductor process modeling tool.

  • Feature Articles RSS
  • Comment on this article
  • Print this article

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register