Intel Previews 10nm “Falcon Mesa” FPGAs

Step right up! Who feels lucky? Find the money card and win! Moore’s Law is a fickle beast. After fifty years of consistent behavior, it seems the old Law has finally gone a bit off its rocker, and nowhere is that hitch in its git-along more pronounced than in the FPGA world. Now, figuring out who’s on which node first and what it means is like trying … Read More → "Intel Previews 10nm “Falcon Mesa” FPGAs"

The Sun Also Sets

I’m old enough to remember when Sun Microsystems was one of the cool up-and-coming companies in Silicon Valley. It had the best engineers, created the most innovations, and had the most constant “buzz” of any company around. Pizza boxes – both literal and figurative – were a badge of honor on your workbench. PCs were just for managers and their secretaries – real engineers had a workstation. And … Read More → "The Sun Also Sets"

Audio is the New UI

In the world of cutting-edge consumer electronics, audio user interfaces reign supreme. In this week’s episode of Fish Fry, we welcome Yipeng Liu from Cadence Design Systems. Yipeng and I discuss how the complexity of mobile codex sample rates is changing the consumer electronic design landscape, why automotive designs present a unique set of audio design challenges, and what lies ahead for the future of audio user interfaces. … Read More → "Audio is the New UI"

September 22, 2017
September 21, 2017
September 20, 2017
September 19, 2017
September 18, 2017
discussion
Posted on Sep 22 at 12:51pm by Karl Stevens
And one very important thing is that existing so called design tools are in no way usable because they do nothing to help with connecting and randomly accessing data and functions embedded in HW networks. That is also after the world realizes that cache coherent data streaming memory systems have ...
Posted on Sep 22 at 3:46am by TotallyLost
@ericverhulst writes: When will we start to certify autonomously driving cars? Well at least in Nevada, Uber operates the certification center for it's own cars, to meet some legal mandate. http://blog.caranddriver.com/how-uber-might-self-certify-its-own-autonomous-vehicles-to-carry-the-public-in-nevada/ So we all know that will be correct, safe, etc ...
Posted on Sep 20 at 12:52pm by Kevin Morris
@mcgett, You are correct - my mistake. The article has now been updated.
Posted on Sep 20 at 10:09am by mcgett
Xilinx did not skip the TSMC 20nm node as the article states. The UltraScale Kintex and Virtex families were both on 20nm with UltraScale+ Zynq, Kintex and Virtex on the 16nm and the 7-Series Artix, Kintex, Virtex, Zynq-7000 and now Spartan on the 28nm node.
Posted on Sep 18 at 10:13am by Beercandyman
Intel's PSG OpenCL compiler works best when you don't use any of the of the OpenCL GPUish constructs. It's an efficient compiler when you just use the C99 constructs and you refactor your code to be pipelineable. The irony is that they didn't support running C/C++ code as a ...
Posted on Sep 18 at 8:15am by Bryon Moyer
What do you think of this collection of sensors?
Subscribe to EE Journal Daily Newsletter
Twitter RSS Google+ LinkedIn YouTube Facebook
featured blogs
Sep 24, 2017
Recently, Renesas combined the Cadence® Interconnect Workbench, the Cadence vManager™ Metric-Driven Signoff Platform, and the Cadence Palladium® Z1 Enterprise Emulation Platform to improve their performance validation flow. They were looking for a better way to...
Sep 21, 2017
Everyone likes to browse the web a little bit differently. Some of us love images, while others are happy to browse text-based webpages all day long. This is why we’ve built a variety of different tools on Samtec.com over the years to assist you with finding the product...
Sep 01, 2017
Achronix was delighted to attend the Hot Chips event in Cupertino once again this August. This year saw a bumper turnout, with some very fascinating speakers providing some great insights into the industry. The Achronix team had a chance to meet with many talented people in t...
chalk talks
Wireless Connectivity Front End SolutionsWhen adding WiFi to your design, the RF section poses some major challenges. With today’s 2.4- and 5-GHz spectrum getting more and more crowded, it takes some careful design to get the signals you want and filter out all the noise and interference. In this episode of Chalk Talk, Amelia Dalton chats with Tony Testa … Read More → "Wireless Connectivity Front End Solutions"
Thermal Management SolutionsAdvanced thermal management materials can have a big impact on getting the heat out of your design. In this episode of Chalk Talk, Amelia Dalton chats with Emal Rustemi from Panasonic about the latest advances in thermal management materials, and how you can take advantage of them in your system design. Click here for more … Read More → "Thermal Management Solutions"
Bourns RS-485 Port ProtectionProper circuit protection is critical in nearly every design today. But, it can be challenging to choose the right solution from the numerous options available. In this episode of Chalk Talk, Amelia Dalton chats with Wayne Dossey from Bourns about port protection, industrial communications, harsh electrical environments, and RS-485. Click here for more information about Bourns® … Read More → "Bourns RS-485 Port Protection"
Simplify Your 10W Isolated SupplyIn designing space-constrained power supplies for your design, opto couplers present a number of problems. But, it’s possible to do flyback feedback without using an opto coupler at all. In this episode of Chalk Talk, Amelia Dalton chats with John Woodward and Anthony Huynh from Maxim Integrated about new no-opto flyback feedback solutions. Click here … Read More → "Simplify Your 10W Isolated Supply"
Honeywell Sensor Evaluation KitsWhen you want to evaluate sensors for your next design, a good eval kit can be a huge help. In this episode of Chalk Talk, Amelia Dalton talks with Wade Wessels from Honeywell about how to get the most from the wide range of sensor eval kits offered by Honeywell. Click here for more information … Read More → "Honeywell Sensor Evaluation Kits"
Cadence Xcelium Parallel Simulator: Third Generation Parallel VerificationGetting the best RTL simulation performance is a combination of improving single-core speed and cleverly partitioning the task so that parallel machines can give you the kind of performance boost you’d expect. In this episode of Chalk Talk, Amelia Dalton chats with Dave Lidrbauch from Cadence Design Systems about Xcelium – Cadence’s third-generation parallel RTL simulation … Read More → "Cadence Xcelium Parallel Simulator: Third Generation Parallel Verification"