editor's blog
Subscribe Now

EDPS (The Electronic Design Process Symposium) is Silicon Valley’s Hidden Gem, September 13-14, 2018

For twenty-five years, EDPS—the Electronic Design Process Symposium—has been probing the very limits of design. While it formerly took place in exotic locale of Sand City on Monterey Bay (an appropriate locale for a silicon-centric event, no?), this year it’s being held at the SEMI facility in Milpitas. The event has evolved; it’s focus expanded. In addition to the usual discussions of innovative and bleeding-edge design techniques, this year’s event includes sessions with expanded coverage of topics including:

  • System reliability for ADAS, AI, 5G, and Photonics
  • Smart manufacturing
  • Cybersecurity
  • Blockchain

Keynote speakers and their topics include:

  • The Deep Learning Revolution, Chris Rowen, CEO of BabbLabs
  • The IEEE Semiconductor and Heterogeneous Integration Roadmap, Andrew Kahng, Professor of CSE and ECE at UCSD
  • Building Startups to Successful Exit, Jim Hogan, Well-known Silicon Valley Venture Capitalist and Private Investor
  • Hardware-Based Security, Simon Johnson, Senior Principal Engineer at Intel

 

For more information about the EDPS 2018 event, click here.

For registration (discounted to $199 until August 31), click here. Hey, that’s a bargain price for a 2-day event in Silicon Valley.

 

 

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...