editor's blog
Subscribe Now

EDPS (The Electronic Design Process Symposium) is Silicon Valley’s Hidden Gem, September 13-14, 2018

For twenty-five years, EDPS—the Electronic Design Process Symposium—has been probing the very limits of design. While it formerly took place in exotic locale of Sand City on Monterey Bay (an appropriate locale for a silicon-centric event, no?), this year it’s being held at the SEMI facility in Milpitas. The event has evolved; it’s focus expanded. In addition to the usual discussions of innovative and bleeding-edge design techniques, this year’s event includes sessions with expanded coverage of topics including:

Keynote speakers and their topics include:

  • The Deep Learning Revolution, Chris Rowen, CEO of BabbLabs
  • The IEEE Semiconductor and Heterogeneous Integration Roadmap, Andrew Kahng, Professor of CSE and ECE at UCSD
  • Building Startups to Successful Exit, Jim Hogan, Well-known Silicon Valley Venture Capitalist and Private Investor
  • Hardware-Based Security, Simon Johnson, Senior Principal Engineer at Intel

 

For more information about the EDPS 2018 event, click here.

For registration (discounted to $199 until August 31), click here. Hey, that’s a bargain price for a 2-day event in Silicon Valley.

 

 

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

TE Connectivity MULTIGIG RT Connectors
In this episode of Chalk Talk, Amelia Dalton and Ryan Hill from TE Connectivity explore the benefits of TE’s Multigig RT Connectors and how these connectors can help empower the next generation of military and aerospace designs. They examine the components included in these solutions and how the modular design of these connectors make them a great fit for your next military and aerospace design.
Mar 19, 2024
5,065 views