editor's blog
Subscribe Now

Securing the core

A Franco-German announcement brings improved security to SoCs for the IoT

Following Jim Turley’s report on Arm and ARC adding security to their small processor cores, and Bryon Moyer’s on-going series on IoT security, comes news of more core security for the IoT.

Cortus, the French based 32-bit core IP company has signed a deal with Cellnetrix, a German based company specialising in software security for embedded devices, which will see the CellSIM secure embedded operating system running on Cortus APS processor cores. Cortus’ cores are in sensors, communications and security applications, the very bread and butter of the IoT. The idea is that by using CellSIM, developers can both secure their communication protocols and securely update their firmware over the network.

Cellnetrix http://www.cellnetrix.com/

Cortus http://www.cortus.com/

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...