editor's blog
Subscribe Now

Switching Power Supplies Revamped

Bric_pic.jpgA big change is coming to a power supply near you.

At least, that’s what Semitrex is promising with their new TRONIUM family of power supply systems on a chip (PSSoCs). They’re doing some things differently, resulting in lower-power – and, in particular, lower-“vampire”-power – bricks.

The first difference is that they’re going capacitive; there’s no transformer. How do they handle breakdown issues? By using a cascade of smaller capacitors (which they say also reduces electromagnetic interference (EMI) ). They have an array, and they pick the caps to suit the necessary breakdown.

They haven’t been able to completely eliminate inductors, since the high-current caps they need require non-standard processing (apparently, the breakdown voltage is tied to RDSon, and they need to decouple that). They’re working with fabs on that one. So the caps are used for “pre-regulation.”

The second big change is how they do the sensing needed for control. These switching converters use pulse-width modulation to control the in/out voltage ratio, and – for no good reason, according to Semitrex – the sensing required for that control loop has traditionally been on the secondary side.

These more traditional units used transformers for isolation, meaning the primary and secondary side were  mutually isolated. The control is on the primary side, so you need a way to get the secondary sense signal back across the transformer without an electrical connection; this was typically done with an opto-isolator.

Instead, Semitrex is doing the sensing on the primary side. This eliminates several components from the bill of materials. (Although, if there’s no transformer, there isn’t isolation … some of these details and diagrams are pending their filing of patents, so not all is clear.)

Finally, they’ve integrated most everything into a single module, reducing the number of external components required. The algorithms are built in (they have a state machine for low-level  control and a microprocessor for higher-level algorithms). This saves cost, hassle, and lowers power.

They’re targeting supplies in the 10-100-W range, 50-500 mA. They claim less than 1 mW of standby power, and the chip can respond to a load in 3-5 ns. You can think of the standby power as the vampire power when it’s sitting around doing nothing useful. For comparison, Semitrex says that today’s idle power supplies can burn more than 100 mW (100 mW is apparently an upcoming US Dept. of Energy efficiency standard that they say many supplies today cannot meet).

You can read more in their announcement.

 

PS They tried to put some pronunciation help in the press release, but I have to confess that it confused me more than helping. They use stress marks, but indicate primary stress on the first and second syllables (you can’t have primary stress on more than one syllable), and then they show the middle syllable in caps – another way to indicate primary stress. They also have a double-stress mark on the last syllable… that would normally mean extra stress, which can’t be right. If I ignore the stress marks, then it’s “tron-EE-um.” If that’s the case, I’m not sure that will stick – my guess is that, without hearing it, everyone is going to say “TROH-nee-um.” (Or, more formally, “’tron-i-um” or “tron’-i-um”, depending on whether you pre- or-post-mark stress… seems both ways are done…) But I digress…

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Embedded Storage in Green IoT Applications
Sponsored by Mouser Electronics and Swissbit
In this episode of Chalk Talk, Amelia Dalton and Martin Schreiber from Swissbit explore the unique set of memory requirements that Green IoT designs demand, the roles that endurance, performance and density play in flash memory solutions, and how Swissbit’s SD cards and eMMC technologies can add value to your next IoT design.
Oct 25, 2023
23,168 views