editor's blog
Subscribe Now

New SEMulator 3D Announced

Coventor recently released a new version of SEMulator 3D. We’ve looked at this tool before; it’s what they call a virtual fabrication platform – helpful for simulating semiconductor processes.

Featured in this upgrade is an improvement in the modeling of so-called pattern-dependent etch effects. In other words, how an etch proceeds at one spot depends on what’s around it. And looking farther out apparently makes for a more accurate simulation result, so, with this release, they’ve increased the radius that defines the region or neighborhood to be evaluated when assessing what the local layout looks like.

They’ve also sped up their etch simulation in general.

Meanwhile, they’ve more fully productized a couple of existing features. One is a structure search capability. This allows the user to find a specific structure in all of the various models. This can be particularly useful, for example, when you learn about some particular yield-impacting configuration and want to figure out which models it affects.

The other relates to their Expeditor tool, which is effectively a design-of-experiments assistant. Its older incarnation was as a spreadsheet-and-command-line tool. Which is great for hardcore “GUIs are for weenies” users. But, apparently, weenies want to use it too, so the new release features a full-on GUIfied version.

You can find more details in their recent announcement.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,309 views