editor's blog
Subscribe Now

Simpler MEMS Models for ASIC Designers

Some time back, we took a look at the library of mechanical elements in Coventor’s MEMS+ tool for building MEMS device models. In the “be careful what you wish for” category, making it easier to connect elements into models meant that engineers started connecting more elements into models, and the models got bigger.

Big models can stress a tool out, resulting in slow results and resource starvation.

Well, they’ve just released version 4 of MEMS+, which at the very start, addresses those concerns, enabling quicker handling of more complex models.

But there’s a much more subtle way that they’ve addressed the needs of ASIC designers. Each MEMS element will need an accompanying ASIC to clean up the signals and abstract away a lot of the mechanicalness of the element so that electrical types – or, more likely, digital types – can understand the sensor outputs in their own language.

And, of course, you’re going to want to get started on that ASIC design as soon as possible. But the whole purpose of the ASIC is to turn messy sense element behavior into clean outputs, and in order to do that, you need to know exactly what messy signals you’re going to start with. And you don’t want to wait until the device is finished to do that; you want to model the behavior ahead of time.

The thing is, mechanical folks use finite element analysis and other such schemes for simulation; the ASIC designers will be using Verilog-A. MEMS+ is integrated into Cadence’s Virtuoso tool, so Virtuoso users can actually do their modeling using MEMS+ via a proprietary scheme. But Verilog-A can be used anywhere, and not everyone uses Virtuoso.

What that’s meant in the past is that the MEMS designers have had to hand-craft early Verilog-A models for the ASIC guys to get started on. Those models are tedious to create, and in their effort to keep the task reasonable, things would get left out of the model. And sometimes those left-out things would matter. Which meant that you wouldn’t find out about them until silicon came out, and you’d have to take another turn at the ASIC.

The next step was that MEMS+ could create a full Verilog-A model automatically. This would include all of the non-linearities and such, but it was a huge model, with thousands of “degrees of freedom” (i.e., knobs and variables) and would realistically take far too long to simulate.

So with this release, MEMS+ will let you create a simplified model by selecting specific behaviors and ranges to focus on. These could reflect particular modes or non-linearities of interest. MEMS+ can then fix the other parts, reducing the degrees of freedom from thousands to tens. Which results in a dramatic speedup – like 100X.

This approach can be used on a wide range of sensors – when the movement of the element is a fraction of the surrounding air gap. There’s actually a behavior that is not supported by this model, and it affects some sensors and typically applies to all actuators: it’s called “pull-in.”

The idea is that, when you apply an electrostatic field that pulls on a mechanical element, the element will resist thanks to the mechanical restoring force – essentially, it’s a spring pulling back against the field. But at some point, the field overwhelms the restoring force, and the behavior is no longer linear – the element gets “pulled in” to close the gap.

I sort of picture it this way (if you’re squeamish, you might skip this bit): picture standing some distance in front of an operating airplane jet engine, facing away from it. With earplugs. Good ones. You feel the pull behind you, but you can lean forward and stand your ground like a boss. Feeling brave, you step back a bit. The pull gets stronger, but you man up and show the universe who’s in charge: you are. Yeah, baby. You repeat this, working harder and harder against the engine’s suction, until suddenly, “whoosh.” Um… yeah. Say no more. Non-linear to say the least.

That discontinuity is pull-in. And it’s not included in these simplified models. It’s probably not a good thing to have in a sensor (although you’d want to know if it’s going to be an issue); it’s actually a useful feature for actuators since it gives you a good, positive contact.

One bit of good news with these simplified models: they run independently of MEMS+. So, unlike the Virtuoso-integrated approach, which requires MEMS+ in the background, you don’t need a MEMS+ license to use the simplified model. Obviously a MEMS guy needs a license to create the model, but the ASIC designer doesn’t need a separate license to run it.

You can find out more about MEMS+ 4 in their release.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadenceā€™s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
24,046 views