editor's blog
Subscribe Now

Breker Supplements Simulation

We’ve talked about Breker’s C-level test generation tools a couple of times in the past. But the context for that discussion was simulation – the tests were run in the virtual domain.

But not all validation happens there. There are several scenarios where hardware platforms contribute to the verification plan. Emulators are one good example, where programmable hardware elements implement newly-designed logic so that extensive testing that might be too slow for simulation – in particular, running software – can be performed.

Likewise, FPGA prototypes can be part of the plan. These are usually faster than an emulator implementation, but they take longer to create since they’re optimized for speed. They’re often used by software writers as a way to test software that will ultimately run on the silicon chip. But such software designers may well be interested in stressing the design with specific uses cases that their software may exercise. So some of the silicon verification can bleed over to them.

Finally, after all of the verification is done, you have an actual chip. (With all the focus on 100%-proof-that-it-works before cutting masks, it’s easy to forget that we’re actually making a real chip.) That chip must be validated to ensure that it works the way the verification plan said it would.

All of these scenarios are now supported by Breker’s TrekSoC-Si product, which complements the existing version. It means that tests generated for simulation can also be applied in all of these other phases of verification and validation.

You can find out more in their release.

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...