editor's blog
Subscribe Now

Extreme Compilers for Extreme Architectures

ACE calls them “extreme architectures.” These are the processors that your mother told you to avoid because they’re just too darn hard to support. You can come up with the niftiest hardware features, but who’s going to figure out how to turn C code into something that will take advantage of them?

Well, ACE would say, “Don’t listen to your mother.” Their CoSy tool (I keep wanting to pronounce this “Co-Sigh,” you know, kind of like when you both lay back and realize that you both have something you need to talk about… but actually, ACE pronounces it “cozy”…) can take bizarre architectures and help you generate a compiler than optimizes the code it generates from a C program.

Where do you find these processors? In those dark alleys your mother told you to avoid? Perhaps… There might be one in that headset that that shady character is wearing. Don’t ask to take it apart and check; take our word for it.

But deeply-embedded processors that look nothing like the kind your mother likes, resembling them only in that they run code; they are found in the dark recesses of systems where every cycle counts for very specific functions. Like audio. Or video or communications or… well, your imagination is the limit.

Down there, you can sneer at power-of-two bit widths. You want precisely 11 bits? 17 bits? 19 bits? (These are prime examples…) You can do it, and CoSy will help you produce a compiler that allows a C program to use that data. You can also set custom alignment.

And the supported architectures don’t have to be on some “Here are the supported bizarre architectures”  list. If you build your own via ARC (now Synopsys) or Tensilica (now Cadence), for example, you can still use CoSy to generate the compiler.

You can find out more about their latest edition in their announcement.

Leave a Reply

featured blogs
May 25, 2018
As I mentioned in my last post , I attended one day of the Embedded Vision Summit this week, and as I did last year , I had a great time learning about vision applications in the AI landscape. Last year, I attended more of the '€œFundamentals'€ and '€œBusiness Insights...
May 25, 2018
A key component of any high-speed signal path is the interconnect.  Design engineers must identify the right connector (or connectors) and the best performance for the application. At 56 Gbps PAM4 data rates (and higher), connector selection becomes more challenging. Interco...
May 24, 2018
Amazon has apparently had an Echo hiccup of the sort that would give customers bad dreams. It sent a random conversation to a random contact. A couple had installed numerous Alexa-enabled devices in the home. At some point, they had a conversation '€“ as couples are wont to...