editor's blog
Subscribe Now

Synopsys’s Embedded Vision

In the shadow of the recent Embedded Vision Alliance summit, Synopsys tossed its hat into the vision ring with their new Embedded Vision Development System. While it doesn’t appear to break any new ground in terms of tools or things that didn’t exist before, it does assemble into one place a variety of components that an aspiring embedded vision architect/designer might need.

One of the underlying assumptions is that, in order to meet the performance and cost requirements of embedded vision, which holds promise for much consumer gadgetry, an application-specific instruction-set processor (ASIP) is needed. In other words, you need to tailor a processor to this application and ensure that the instruction set is customized to handle frequent vision-related operations efficiently. The technology Synopsys acquired through CoWare figures into this part of the solution.

The other assumption is that you’re going to need to prototype this stuff in FPGAs to optimize the architecture before committing to silicon.

So their kit includes:

–          A ported OpenCV library

–          A C/C++ compiler and runtime environment

–          A basic RISC processor that can be modified using their Processor Designer tool

–          A HAPS prototyping system

You can find more info in their announcement.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
14,030 views