editor's blog
Subscribe Now

Room-Temp Covalent Wafer Bonding

MEMS elements are delicate. They sit there in their little cavities, expecting to operate in some sort of controlled environment – perhaps a particular gas or pressure (or lack of it). And if they’re collocated with CMOS circuitry, then they need to be protected from any further processing steps. In other words, they need to be sealed off from the rest of the world. And wafer bonding is a common way to do that: bring another wafer (perhaps with etched features) face-to-face with the working wafer and get them to bond.

Covalent molecular bonds are the strongest; if you bring two silicon wafers together, for example, the ideal is to have the silicon atoms at the surface of each wafer bond covalently with their counterparts on the other wafer so that the whole thing starts to look like a continuous crystal. That’s the ideal.

Doing this isn’t trivial, of course, since the surfaces are likely to have imperfections and contaminants. So surface preparation has been an important part of the wafer bonding process. It has also involved intermediaries like water that establish a preliminary bond; an anneal then precipitates the reactions that result in the appropriate covalent bonds and out-diffusion of any extraneous elements.

Initially, high temperatures were required for the annealing. But, of course, anything over 450 °C won’t sit well with any CMOS that might be in place, so various surface preparation techniques have been devised to get the anneal temps down below that threshold.

But even these temperatures can be an issue for bonding unlike materials, or for wafers that have unlike materials in the stack, where stresses can result from differing rates of thermal expansion during the anneal process.

EVG has recently announced a new way of preparing the surface so that covalent bonding occurs immediately, at room temperature. To be clear, they have announced that they have this new process; they haven’t announced what it is; they’re still being coy on that. This eliminates the annealing step completely, and therefore the thermal expansion issue as well.

Equipment using this new technique should ship sometime this year. You can find out more in their release.

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...