editor's blog
Subscribe Now

Breker Tests Multicore

Earlier this year we were introduced to Breker, a company that generates C tests for stressing SoC architectures and verifying that things work even with bizarre corner code that someone writing directed tests might not think to create.

The original version supported a single CPU along with all of the surrounding circuitry. They have recently announced their multicore version. While this might sound like simply a matter of being able to run their previous tests on multiple CPUs, it’s far from that.

Multicore brings with it a whole slew of new things to go wrong. There may be bus clashes as multiple CPUs decide they’re in charge. You have resource contention and race conditions. There’s cache coherency – a deceptively complex architectural element required only for multicore.

All of these potential issues require tests that simply don’t exist for a single-core system. So moving to multicore is more than just about adding another CPU; it means developing a whole new set of test scenarios. So beyond just handling multiple CPUs, the new Breker tool version covers these multicore-specific issues.

You can find out more in their release.

Leave a Reply

featured blogs
Jul 17, 2018
In the first installment, I wrote about why I had to visit Japan in 1983, and the semiconductor stuff I did there. Today, it's all the other stuff. Japanese Food When I went on this first trip to Japan, Japanese food was not common in the US (and had been non-existent in...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...