editor's blog
Subscribe Now

Constraining Big Designs

It’s been a while since we took a look at timing constraints (and, in particular, their exceptions). In fact, the exceptions are where things often go wrong. Yes, a constraint may be placed, for example, on the wrong phase of the clock. Presumably, there are plenty of ways to get actual constraints wrong. But exceptions, well, they’re not quite as intuitive.

–          You might think a particular path should be an exception – when, in fact, it matters.

–          You might place an exception on a path that would have been ignored already by the tool for other reasons.

–          You might place several exceptions without realizing that they end up being redundant.

These last couple are particularly pernicious in that they clutter the design with unneeded constraints, slowing things down.

And performance is already an issue what with the size of today’s designs.

This is what Ausdia has set out to address with their new Timevision constraint automation tool. They say that they can generate and verify constraints for an entire SoC either at the RTL level (preferably) or at the gate level (for that unfortunate ECO).

The goal is to improve static timing analysis (STA) by improving the quality of constraints, and doing that in an automatic fashion. But they actually incorporate an STA engine into their own tool, so performance is critical for them as well. They claim faster speed than current solutions based on a couple of angles:

–          They use multi-threading, which gets them close to linear improvement. This brings them 5-15x performance (presumably with up to 16 cores).

–          They also talk about other optimizations… well, they talk about the fact that they exist, but… they don’t actually talk about them because they’re secret. These get them to the 50-100x performance improvement range.

They claim to have had success on designs with as many as 150 million instances and over 5000 clocks, on technologies from 90 nm down to 28 nm.

You can find out more in their release.

Leave a Reply

featured blogs
Mar 28, 2024
'Move fast and break things,' a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social media to autonomous cars, to generative AI, the disruptions have reverberat...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Embedded Storage in Green IoT Applications
Sponsored by Mouser Electronics and Swissbit
In this episode of Chalk Talk, Amelia Dalton and Martin Schreiber from Swissbit explore the unique set of memory requirements that Green IoT designs demand, the roles that endurance, performance and density play in flash memory solutions, and how Swissbit’s SD cards and eMMC technologies can add value to your next IoT design.
Oct 25, 2023
20,210 views